Proceedings Tenth International Conference on VLSI Design
DOI: 10.1109/icvd.1997.568072
|View full text |Cite
|
Sign up to set email alerts
|

Algorithms for low power FIR filter realization using differential coefficients

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
12
0

Publication Types

Select...
5
1

Relationship

1
5

Authors

Journals

citations
Cited by 14 publications
(12 citation statements)
references
References 6 publications
0
12
0
Order By: Relevance
“…We present a new algorithm-level technique for low power, high speed realization of FIR filters, which we term the differences method (DCM) [8]. It uses various orders of differences between the coefficients along with stored precomputed results rather than the coefficients to compute the convolution in (1).…”
Section: Differential Coefficients Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…We present a new algorithm-level technique for low power, high speed realization of FIR filters, which we term the differences method (DCM) [8]. It uses various orders of differences between the coefficients along with stored precomputed results rather than the coefficients to compute the convolution in (1).…”
Section: Differential Coefficients Methodsmentioning
confidence: 99%
“…We define the second-order difference ( Fig. 2) between two consecutive first-order differences using the relation to (7) Except and , all other coefficients can be written as to (8) which follows from substituting in (3) the expression for from (7). Multiplying both sides of (8) by we obtain the product terms for computing as to (9) Using terminology analogous to that used for the first-order differences algorithm, we call the last two terms on the righthand side (RHS) of (9) as partial products and all three terms on the RHS as intermediate results.…”
Section: B Algorithm Using Second-order Differencesmentioning
confidence: 99%
“…Power consumption in FIR filters can be minimized by reducing hardware complexity through filter implementation architecture (Arslan et al, 1996;Azarmehr and Ahmadi, 2012;Su et al, 1994;Mehendale et al, 1998;Hong et al, 2002;Xie et al, 2010) or by reducing switching activities between filter coefficients (Kavitha and Sasikumar, 2014;Najm, 1993;Nemani and Najm, 1996;Rahmeier et al, 2013;Shao et al, 2006) in their binary form, while processing through data buses of FPGA. In existing literature, Hamming distance (HD) between successive coefficients (Aktan et al, 2008;Gustafsson and Wanhammar, 2002;Mehendale et al, 1995;Merakos et al, 1997;Sankarayya et al, 1997) has been considered as a measure of switching activity. In other words, power consumption reduction in filter execution has been achieved by reducing the HD between the coefficients of the designed filter.…”
Section: Introductionmentioning
confidence: 99%
“…The HD reduction algorithm presented in Mehendale et al (1995) uses coefficient scaling and perturbation with iterative steepest descent strategy. In Sankarayya et al (1997) an iterative coefficient optimization algorithm has been proposed for HD reduction. In Aktan et al (2004), an iterative mean field annealing algorithm has been used for reducing HD between successive filter coefficients.…”
Section: Introductionmentioning
confidence: 99%
“…For digital filters and other applications the ROM is accessed sequentially. If the values between adjacent data do not change significantly between one address and the next, the ROM core can store the difference between the data instead of the whole value [4]. The main disadvantage is that an adder is required to calculate the original value.…”
Section: Difference Encodingmentioning
confidence: 99%