ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC) 2019
DOI: 10.1109/esscirc.2019.8902825
|View full text |Cite
|
Sign up to set email alerts
|

An 8.5pJ/bit Ultra-Low Power Wake-Up Receiver Using Schottky Diodes for IoT Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
5
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(5 citation statements)
references
References 6 publications
0
5
0
Order By: Relevance
“…Conversely, in this paper a clockless approach for the AFE was chosen, as shown in Fig. 1.b, where the oscillator is turned on only upon reception of the first bit of an incoming message and turned off once the whole message has been received, as recently proposed also in [11]. The circuit operates in two phases.…”
Section: A Clocked Vs Clockless Afementioning
confidence: 99%
See 3 more Smart Citations
“…Conversely, in this paper a clockless approach for the AFE was chosen, as shown in Fig. 1.b, where the oscillator is turned on only upon reception of the first bit of an incoming message and turned off once the whole message has been received, as recently proposed also in [11]. The circuit operates in two phases.…”
Section: A Clocked Vs Clockless Afementioning
confidence: 99%
“…If the transition causing the second phase to start is spurious (solely due to noise), the oscillator and baseband logic turn back off after a predefined time interval, pushing the circuit back into the first phase [17]. If P1, t1, P2, t2 are the power and the ON time of the two phases, the average power consumption can be calculated as [11]…”
Section: A Clocked Vs Clockless Afementioning
confidence: 99%
See 2 more Smart Citations
“…The phase alignment between the received data and the clock was carried out in [11] using a CDR based on a gated oscillator (GO), which guaranteed a short preamble time and ultra-low power consumption. A similar synchronization scheme was employed in [17], where the limitation on the maximum number of equal consecutive bits was not taken into account.…”
Section: Introductionmentioning
confidence: 99%