An all-digital de-skew clock generator for arbitrary wide range delay

Fong, Kevin; Hung, Yu-Cheng; Chen, Zuow-Zun; Lee, Tai-Cheng

doi:10.1109/apccas.2010.5774895

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2012

2015

Publication Types

Select...

Other4

Article1

Relationship

Self Cite0

Independent5

Authors

Journals

Cited by 5 publications

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

A novel circuit for clock synchronization using binary search scheme and phase interpolation

Liu

Zhang

Ding

et al. 2015

2015 IEEE 16th International Conference on Communication Technology (ICCT)

View full text Add to dashboard Cite

In this paper, a novel circuit for clock syn chronization utilizing an interleaved delay line for coa rse tuning and a phase interpolation component for fine tuning is proposed. The interleaved delay line improves the precision to nearly half of conventional SMD and roughly aligns the output clock in two cycles. The rest phase error is compensated by the fine tuning compo nent with binary search scheme and phase interpolation in five clock cycles and the error is suppressed under 3.1 ps. The circuit is designed and implemented using SMIC 130 nm 1 P8M process with a 1.2 V voltage supply. The active area of proposed circuit is 260llmx 140llm, and the total power consumption is 1. 82mW@500MHz. The allowed operation frequency ranges from 200 MHz to 860 MHz, and the duty cycle varies in [32%, 77%]. It is compatible with the clock distribution networks and clock tree synthesis workflow aided by EDA software.

show abstract