An Analytical Framework for Evaluating the Error Characteristics of Approximate Adders

Liu, Cong; Han, Jie; Lombardi, Fabrizio

doi:10.1109/tc.2014.2317180

Cited by 94 publications

(37 citation statements)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Another metric used frequently is the mean error distance (MED) [10] which is essentially the mean absolute error (MAE). The result could be obtained recursively as did for MSE.…”

Section: Absolute Error Characteristicsmentioning

confidence: 99%

“…In the context of signal processing applications, relevant metric of assessing quality is quadratic error, e.g. SNR/PSNR, which is inversely related to mean squared error (MSE) and mean absolute error (MAE) [10]. To better understand the design prior to a simulation, mathematical models are required.…”

Section: Introductionmentioning

confidence: 99%

“…synthesis or architectural level. There are some progress in analyzing the error characteristics theoretically for the first type adder (i.e., timing-induced approximation) as did in [10,11,12,13], yet, the modeling for the second type still remains unsolved due to slightly complex error propagation mechanism from functional modification of carry out. The aim of this paper is to give a formal analytical approach for error in terms of MSE and MAE for arbitrary bit width RCA given arbitrary modified truth tables (Boolean functions).…”

Section: Introductionmentioning

confidence: 99%

“…As far as we know, this is the first paper to show the error characterization for modified Boolean function based approximate adder. Then by adopting an analytical estimation between MSE, MAE and PSNR from [10], this paper could also estimate final PSNR of approximate adder based DCT-IDCT image compression system efficiently.…”

Section: Introductionmentioning

confidence: 99%

See 3 more Smart Citations

An analytical framework for error modeling of approximate adders

Yang

Xing

et al. 2016

IEICE Electron. Express

View full text Add to dashboard Cite

Approximate computing has drawn recent attention as it can reduce power without significantly sacrificing the output quality for arithmetic operations in error-resilient applications. However, the error characteristics evaluation often depends on time consuming random simulation and estimation. In this paper, a formal framework of evaluating approximate adders is proposed based on a theoretical model. The proposed framework can accurately measure mean squared error (MSE) and mean absolute error (MAE) without using functional simulations. An approach has been adopted to estimate the final PSNR value in terms of MSE and MAE for DCT-IDCT image compression system. Experimental results have validated the accuracy and usefulness of the framework. Keywords: approximate computing, error modeling and analysis, approximate adder, squared error, absolute error Classification: Integrated circuits

show abstract

“…Another metric used frequently is the mean error distance (MED) [10] which is essentially the mean absolute error (MAE). The result could be obtained recursively as did for MSE.…”

Section: Absolute Error Characteristicsmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

An analytical framework for error modeling of approximate adders

Yang

Xing

et al. 2016

IEICE Electron. Express

View full text Add to dashboard Cite

show abstract

“…Inexact chips are smaller, faster and consume less energy. For inexact computing, fixed point arithmetic circuits have been already studied [2], [3], [4], [5], [6], [7], [8] as mentioned in the literature floating-point (FP) circuits consumes significantly more power due to its more complexity they have not been recommended for inexact computing. In computationally intensive applications FP format offers a large range dynamically.…”

Section: Introductionmentioning

confidence: 99%

Design and Implementation of Low Power Inexact Floating Point Adder

Pedraj¹,

Kumar²

2017

IJCA

View full text Add to dashboard Cite

Floating-point applications are a growing trend in the FPGA community. In nanoscale integrated circuits design as the demand for mobile computing & higher integration density is increasing power is becoming a very important constraint. Low-power is an imperative requirement for portable multimedia devices employing various signal processing algorithms and architectures. For some applications where error is in tolerable range an inexact circuit offers reduction in both static and dynamic power .In this paper, an inexact floating-point adder is designed by approximating exponent sub tractor and mantissa adder. Related operations such as normalization and rounding are also dealt with in terms of inexact computing. It is then observed that it greatly reduced the power consumption and hence increased the reliability. KeywordsFloating-point adders, low power, high dynamic range image, inexact circuits, error analysis.

show abstract