2008 European Conference on Computer Network Defense 2008
DOI: 10.1109/ec2nd.2008.8
|View full text |Cite
|
Sign up to set email alerts
|

An Architecture for Inline Anomaly Detection

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
7
0

Year Published

2009
2009
2022
2022

Publication Types

Select...
3
3
2

Relationship

1
7

Authors

Journals

citations
Cited by 9 publications
(7 citation statements)
references
References 14 publications
0
7
0
Order By: Relevance
“…Other programmable chips, like Network Interface Cards (NICs), Field Programmable Gate Arrays (FPGAs) and Network Processing Units (NPUs), cannot currently ensure high throughput and low latency on par with ASICs. Additionally, in the context of network security, compared to highly-optimized software solutions, such as inline Intrusion Detection Systems (IDSs) [33], the throughput ensured by ASICs is orders of magnitude higher and introduces much lower latency (∼ 50µs − 1ms) [23]. This makes programmable ASICs well suited for the implementation of some network monitoring/security tasks, such as the DDoS detection strategy proposed in this paper.…”
Section: B Data Plane Programmable Switches Exploiting Asicsmentioning
confidence: 99%
“…Other programmable chips, like Network Interface Cards (NICs), Field Programmable Gate Arrays (FPGAs) and Network Processing Units (NPUs), cannot currently ensure high throughput and low latency on par with ASICs. Additionally, in the context of network security, compared to highly-optimized software solutions, such as inline Intrusion Detection Systems (IDSs) [33], the throughput ensured by ASICs is orders of magnitude higher and introduces much lower latency (∼ 50µs − 1ms) [23]. This makes programmable ASICs well suited for the implementation of some network monitoring/security tasks, such as the DDoS detection strategy proposed in this paper.…”
Section: B Data Plane Programmable Switches Exploiting Asicsmentioning
confidence: 99%
“…Grozea et al [25] allowed to accelerate existing comparison algorithms (MergeSort, Bitonic Sort, parallel Insertion Sort) (see, e.g. [22,28] for details) to work at a typical speed of an Ethernet link of 1 Gbit/s by using parallel architectures (FPGAs, multi-core CPUs machines and GPUs). The obtained results show that the FPGA platform is the most flexible, but it is less accessible.…”
Section: Background and Related Workmentioning
confidence: 99%
“…The Jensen distance [15] uses an entropy-like function H . The variables within H are two of the summation variables a, b, and c; shown in (20) where φ w (x) is the frequency of occurrence of w in x.…”
Section: B Types Of Measuresmentioning
confidence: 99%
“…A variation of the χ 2 distance known as squared χ 2 (also known as χ-Squared) [20] can also be used to compute distances with n-grams. The squared χ 2 measure is shown in (39), where S is the set of all possible n-grams, x and z are byte sequences taken from the packet payload, φ s (x) is the frequency of occurrence of s in x.…”
Section: B Types Of Measuresmentioning
confidence: 99%