2015 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia) 2015
DOI: 10.1109/primeasia.2015.7450485
|View full text |Cite
|
Sign up to set email alerts
|

An area efficient Q-format multiplier with high performance for digital processing applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2020
2020

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…As number of bits of addends increases, time to complete addition also increases, ultimately leading to decrease in throughput of the multiplier. DSPs and communication systems rely heavily on adders and multipliers for processing their data [4,5]. Existing multiplier systems consume more power and time and are thus, not suitable for DSP and communication systems [6].…”
Section: Introductionmentioning
confidence: 99%
“…As number of bits of addends increases, time to complete addition also increases, ultimately leading to decrease in throughput of the multiplier. DSPs and communication systems rely heavily on adders and multipliers for processing their data [4,5]. Existing multiplier systems consume more power and time and are thus, not suitable for DSP and communication systems [6].…”
Section: Introductionmentioning
confidence: 99%