1991
DOI: 10.1109/4.68122
|View full text |Cite
|
Sign up to set email alerts
|

An area-efficient topology for VLSI implementation of Viterbi decoders and other shuffle-exchange type structures

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
13
0

Year Published

1991
1991
2013
2013

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 39 publications
(13 citation statements)
references
References 8 publications
0
13
0
Order By: Relevance
“…The latter can be solved by a number of efficient VLSI layouts proposed for digraphs (i.e. the layout proposed in [14]). …”
Section: Summary Of Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…The latter can be solved by a number of efficient VLSI layouts proposed for digraphs (i.e. the layout proposed in [14]). …”
Section: Summary Of Resultsmentioning
confidence: 99%
“…It is a popular interconnection topology for multiprocessors and multicomputers due to its scalability and distributed self-routing capability [13]. Several researchers have studied the topological properties [12] and efficient VLSI layout [14] of the shuffle-exchange network.…”
Section: The Shuffle-exchange Networkmentioning
confidence: 99%
“…Several researchers have studied the topological properties, routing algorithms, efficient VLSI layout and other aspects of the shuffle-exchange networks [2,7,13,14,17,18,20].…”
Section: Introductionmentioning
confidence: 99%
“…This can lead to some variations in the delay and power of the network links and may also have link placement difficulty. The latter can be solved by a number of efficient VLSI layouts proposed for shuffle-exchange networks (Steinberg & Rodeh, 1981;Sparso et al, 1991). Moreover, since the operating frequency of a NoC is often determined by the router critical path, the long wires may not degrade the NoC speed.…”
Section: The Structurementioning
confidence: 99%
“…This topology is one of the most popular interconnection architectures for multiprocessors and multicomputers due to its scalability and distributed self routing capability (Kim & Veidenbaum, 1995). Several researchers have studied the topological properties (Park & Agrawal, 1995;Pifarre et al, 1994) and efficient VLSI layout (Steinberg & Rodeh, 1981;Sparso et al, 1991) of the shuffle-exchange networks. In a shuffle-exchange network, each node is identified by a unique n-bit binary address, hence the network size (number of nodes), N, equals 2 n .…”
Section: The Structurementioning
confidence: 99%