An AVPG for SOC design verification with port order fault model

Embedded cores are being increasingly used in the design of large System-on-a-Chip (SoC). Because of the high complexity of SoC, the design verification is a challenge for system integrator. To reduce the verification complexity, the port order fault (POF) model proposed in [1] has been used for verifying core-based designs and the corresponding verification pattern generation have been developed [2] [3]. Adders and multipliers are the most often used data path elements in core-based designs. Due to their regularity, the development of the verification pattern sets can be achieved in a systematic method. In this paper, we present the algorithms of generating the minimum verification pattern sets for adders and multipliers and these pattern sets are much smaller than that obtained from the automatic verification pattern generation (AVPG) proposed in [3].The focus of core-based design verification should be on

show abstract

An AVPG for SOC design verification with port order fault model

Cited by 6 publications

References 3 publications

Pattern-based verification of connections to intellectual property cores

Pattern-based verification of connections to intellectual property cores

An improved AVPG algorithm for SoC design verification using port order fault model

On generation of the minimum pattern set for data path elements in SoC design verification based on port order fault model

Contact Info

Product

Resources

About