2007 IEEE International Symposium on Circuits and Systems (ISCAS) 2007
DOI: 10.1109/iscas.2007.378825
|View full text |Cite
|
Sign up to set email alerts
|

An Efficient Pipelined Architecture for H.264/AVC Intra Frame Processing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
10
0

Year Published

2010
2010
2016
2016

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 28 publications
(10 citation statements)
references
References 4 publications
0
10
0
Order By: Relevance
“…If we take such intra prediction and transform logic for an H.264/AVC encoder with inter prediction function, the latency is increased because the transform logic must be used for chroma transform once the luma prediction is finished. Most of such works [4,5,6,7] used modified intra prediction algorithms to accelerate intra prediction at the cost of intra prediction quality. The transform logic is shared in [7], but the cycles/MB is very low even though I4 and I16 predictions are interleaved due to their fast prediction algorithm.…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…If we take such intra prediction and transform logic for an H.264/AVC encoder with inter prediction function, the latency is increased because the transform logic must be used for chroma transform once the luma prediction is finished. Most of such works [4,5,6,7] used modified intra prediction algorithms to accelerate intra prediction at the cost of intra prediction quality. The transform logic is shared in [7], but the cycles/MB is very low even though I4 and I16 predictions are interleaved due to their fast prediction algorithm.…”
Section: Resultsmentioning
confidence: 99%
“…Most of such works [4,5,6,7] used modified intra prediction algorithms to accelerate intra prediction at the cost of intra prediction quality. The transform logic is shared in [7], but the cycles/MB is very low even though I4 and I16 predictions are interleaved due to their fast prediction algorithm. The design presented in [10] shows excellent cycles/MB, but the work only considered I4 prediction.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…The decision-algorithm, responsible for selecting that prediction mode which is believed to result in the smallest bitstream, is not specified by the standard [2]. Though more complex algorithms have been developed in the past [5,7], for real-time implementation on dedicated hardware the brute force approach followed by summing of the residuals (Sum of Absolute Differences, SAD) to make the decision is popular [4].…”
Section: H264 Intra Predictionmentioning
confidence: 99%
“…In [4] an overview is presented of previously developed techniques to speed up the intra prediction process, by pipelining calculations, exploiting parallelism, changing the order in which blocks are processed [5] and even skipping prediction modes [5]. Furthermore, [4] presents a pipeline which supports the same modes as in this work, though no performance is mentioned.…”
Section: Introductionmentioning
confidence: 99%