2018
DOI: 10.1109/jssc.2018.2841984
|View full text |Cite
|
Sign up to set email alerts
|

An External Capacitorless Low-Dropout Regulator With High PSR at All Frequencies From 10 kHz to 1 GHz Using an Adaptive Supply-Ripple Cancellation Technique

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
23
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 68 publications
(23 citation statements)
references
References 26 publications
0
23
0
Order By: Relevance
“…In [24], a correlation-based calibration scheme is implemented, but non-ideal effects, such as an offset of the mixer lead to incorrect calibration results. Moreover, compared with other state-of-the-art LDOs with on-chip capacitors [6], [7], [24], [42], our work demonstrates one of the highest PSR at 10 MHz with less or comparable (extra) power. The total on-chip capacitance used in the proposed design is also the lowest, thus occupying the smallest area.…”
Section: Measurement Resultsmentioning
confidence: 81%
“…In [24], a correlation-based calibration scheme is implemented, but non-ideal effects, such as an offset of the mixer lead to incorrect calibration results. Moreover, compared with other state-of-the-art LDOs with on-chip capacitors [6], [7], [24], [42], our work demonstrates one of the highest PSR at 10 MHz with less or comparable (extra) power. The total on-chip capacitance used in the proposed design is also the lowest, thus occupying the smallest area.…”
Section: Measurement Resultsmentioning
confidence: 81%
“…This LDO achieves lesser settling time of 250 ns during overshoot and 80 ns during undershoot with lesser quiescent current of 25.8thickmathspaceμA as compared with reported works. Moreover, the gate dominant pole compensation with MC and AFFC in this work eliminates the minimum load current demand unlike in other gate dominant LDOs reported in [10, 11]. The better transient response of LDO with the low quiescent current is visible in Fig.…”
Section: Performance Comparison Of the Improved Fvf Ldomentioning
confidence: 79%
“…The improved FVF LDO is compared with the output capacitor‐less LDOs reported in [2, 4, 10, 11, 22, 23] and given in Table 2. This LDO achieves lesser settling time of 250 ns during overshoot and 80 ns during undershoot with lesser quiescent current of 25.8thickmathspaceμA as compared with reported works.…”
Section: Performance Comparison Of the Improved Fvf Ldomentioning
confidence: 99%
“…At frequencies below the dominant pole (i.e., f D ≈ 10 MHz), the PSR is ∼ −40 dB, as predicted by Eq. (22). In the simulation, the efficiency degradation due to I res , I Q , and V O D is 0.92, 0.87 and 0.89, respectively, leading to a total power efficiency of 71%.…”
Section: F Verificationmentioning
confidence: 96%
“…where r O,E A is the output impedance of the error amplifier, R OU T = R L ||(R F 1 + R F 2 )||r DS P , r DS P is the output impedance of M P , C gd P and C gs P is the gate-to-drain and gate-to-source capacitance of M P , respectively. Based on the location of the dominant pole (ω D ), the LDO topologies can be divided into two categories [22] whose PSR profile is sketched in Fig. 1 (b).…”
Section: Calculation Of V O D Based On Psr Requirementmentioning
confidence: 99%