An FPGA-based real quantum computer emulator

Pilch, Jakub; Długopolski, Jacek

doi:10.1007/s10825-018-1287-5

Cited by 29 publications

(16 citation statements)

References 22 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Quantum algorithms such as QFT and Grover's search were emulated for up to 5 qubits. Pilch and Długopolski demonstrate a quantum emulator that has features such as state preparation, quantum operations using unitary matrices, measurement using hardware, and a programming interface. However, their work is limited by a low number of emulated qubits and also the number of fixed‐point precision bits used were not reported.…”

Section: Related Workmentioning

confidence: 99%

“…Among related efforts, we reviewed large‐scale parallel quantum simulators and works of quantum emulation on field‐programmable gate array (FPGA) hardware . The FPGA emulators, similar to parallel simulation platforms, can exploit the concurrent nature of quantum algorithms and demonstrate parallelism by instantiating concurrent hardware kernels.…”

Section: Introductionmentioning

confidence: 99%

“…Among related efforts, we reviewed large-scale parallel quantum simulators [29][30][31][32][33][34] and works of quantum emulation on field-programmable gate array (FPGA) hardware. [35][36][37][38][39][40][41][42][43] The FPGA emulators, similar to parallel simulation platforms, can exploit the concurrent nature of quantum algorithms and demonstrate parallelism by instantiating concurrent hardware kernels. Recently, Lee et al 39 and Silva and Zabaleta 40 have demonstrated lower latency and greater speedup over quantum simulators running on sequential machines.…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Scaling reconfigurable emulation of quantum algorithms at high precision and high throughput

El-Araby

Caliga

2019

Quantum Engineering

View full text Add to dashboard Cite

Summary The general approach for emulating quantum algorithms on classical platforms has been through representing them as gate‐based quantum circuits. However, direct implementation of quantum circuits significantly increases the hardware resource utilization and system latency of classical emulators. In this paper, we investigate multiple implementation models alternative to conventional emulation approaches, as feasible solutions to the scalability problem in classical emulation of quantum circuits. In the first model, the quantum circuit functionality is reduced to equivalent, arithmetic (multiply‐and‐accumulate) operations and combined with two computation methods, based on lookup and dynamic generation. In the second model, a kernel operation is extracted from the quantum circuit based on its functionality, and the kernel is iterated through all input quantum states. The proposed emulation models provide space and time optimizations, significantly reducing resource utilizations and latencies and improving scalability. We use these models to develop a highly scalable hardware emulator that is based on reconfigurable technology for efficient simulations of full quantum algorithms and circuits. Our hardware implementations support single precision floating point arithmetic for improved accuracy, and contain fully pipelined designs for high throughput. We investigate quantum algorithms such as quantum Fourier transform and quantum wavelet transform and explore different hardware architectures and optimizations. Experimental results and analysis are provided for the architectures in terms of resource consumption and emulation time. The experiments are carried out on a high‐performance reconfigurable computing system and the obtained results show that the proposed emulator is feasible for running and testing a variety of quantum algorithms.

show abstract

Section: Related Workmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Scaling reconfigurable emulation of quantum algorithms at high precision and high throughput

El-Araby

Caliga

2019

Quantum Engineering

View full text Add to dashboard Cite

show abstract

“…We further quantitatively compare our obtained experimental results with the existing FPGA-based emulation work [48][49][50][51][52][53] as shown in Table 3. Among the related work on FPGA emulation of quantum circuits, our emulator has the capability of emulating the largest quantum circuits (QFT, QHT, and Grover's search), with highest operating frequency (233 MHz) and high precision (32 bit floatingpoint).…”

Section: Memorymentioning

confidence: 99%

Dimension Reduction Using Quantum Wavelet Transform on a High-Performance Reconfigurable Computer

El-Araby

2019

International Journal of Reconfigurable Computing

View full text Add to dashboard Cite

The high resolution of multidimensional space-time measurements and enormity of data readout counts in applications such as particle tracking in high-energy physics (HEP) is becoming nowadays a major challenge. In this work, we propose combining dimension reduction techniques with quantum information processing for application in domains that generate large volumes of data such as HEP. More specifically, we propose using quantum wavelet transform (QWT) to reduce the dimensionality of high spatial resolution data. The quantum wavelet transform takes advantage of the principles of quantum mechanics to achieve reductions in computation time while processing exponentially larger amount of information. We develop simpler and optimized emulation architectures than what has been previously reported, to perform quantum wavelet transform on high-resolution data. We also implement the inverse quantum wavelet transform (IQWT) to accurately reconstruct the data without any losses. The algorithms are prototyped on an FPGA-based quantum emulator that supports double-precision floating-point computations. Experimental work has been performed using high-resolution image data on a state-of-the-art multinode high-performance reconfigurable computer. The experimental results show that the proposed concepts represent a feasible approach to reducing dimensionality of high spatial resolution data generated by applications such as particle tracking in high-energy physics.

show abstract

“…During the race, many novel methods and programs are developed to simulate quantum circuits efficiently on conventional computers 8 – 11 , including parallel platforms 12 – 16 , FPGA-based hardware 17 , 18 , etc. In fact, classical simulation of quantum computation is vital both for the verification of quantum computers and for the assessment of the correctness and performance of new quantum algorithms.…”

Section: Introductionmentioning

confidence: 99%

A quantum circuit simulator and its applications on Sunway TaihuLight supercomputer

Wang

Chen

Wang

et al. 2021

Sci Rep

View full text Add to dashboard Cite

Classical simulation of quantum computation is vital for verifying quantum devices and assessing quantum algorithms. We present a new quantum circuit simulator developed on the Sunway TaihuLight supercomputer. Compared with other simulators, the present one is distinguished in two aspects. First, our simulator is more versatile. The simulator consists of three mutually independent parts to compute the full, partial and single amplitudes of a quantum state with different methods. It has the function of emulating the effect of noise and support more kinds of quantum operations. Second, our simulator is of high efficiency. The simulator is designed in a two-level parallel structure to be implemented efficiently on the distributed many-core Sunway TaihuLight supercomputer. Random quantum circuits can be simulated with 40, 75 and 200 qubits on the full, partial and single amplitude, respectively. As illustrative applications of the simulator, we present a quantum fast Poisson solver and an algorithm for quantum arithmetic of evaluating transcendental functions. Our simulator is expected to have broader applications in developing quantum algorithms in various fields.

show abstract

An FPGA-based real quantum computer emulator

Cited by 29 publications

References 22 publications

Scaling reconfigurable emulation of quantum algorithms at high precision and high throughput

Scaling reconfigurable emulation of quantum algorithms at high precision and high throughput

Dimension Reduction Using Quantum Wavelet Transform on a High-Performance Reconfigurable Computer

A quantum circuit simulator and its applications on Sunway TaihuLight supercomputer

Contact Info

Product

Resources

About