An FPGA implementation of hard‐wired sequence control system based on PLC software

Abstract

Although a programmable logic controller (PLC) has been widely adopted for the sequence control of industrial machinery, its performance does not always satisfy the recent requirements in large and highly responsive systems. With the state‐of‐the‐art field programmable gate array (FPGA) technology, it is possible to implement a control program with hard‐wired logic for higher response and reduced implementation cost/space. This approach is also worthwhile for transmigration of legacy PLC software into forthcoming FPGA‐based control hardware. This study presents a systematic method to implement a hard‐wired sequence control from PLC software. PLC instructions are converted into VHDL codes, and then implemented as logic circuit with various peripheral functions. Productive PLC programs were examined with Mitsubishi Electric FX2N PLC and Altera Stratix II FPGA, and were shown to fit into a common FPGA chip. A straightforward Sequential design was estimated to be 184 times faster than PLC, while a performance‐oriented Flat design was estimated to be 44 times faster than Sequential design (i.e., 8050 times faster than PLC). A practical perfect layer winder system was actually built and successfully operated with our FPGA control board, whose logic design was implemented with our tools. © 2011 Institute of Electrical Engineers of Japan. Published by John Wiley & Sons, Inc.

Real-Time Control System for Improved Precision and Throughput in an Ultrafast Carbon Fiber Placement Robot Using a SoC FPGA Extended Processing Platform

“…These solutions are not well suited for implementing complex DCS for many reasons, the most important being that existing approaches are designed under the execution constraints imposed by the cycle-scan nature of the PLCs [16]. The performance of such solutions is rather limited in very demanding applications, such as highly dynamic and ultrafast processes (such as electronic drives and ultrafast robotics), as depicted in Figure 2.…”

FPGA Implementations of Ladder Diagrams

“…The output of their system is a VHDL program -they have not investigated the efficiency and performance of the LD controllers when implemented on a real FPGA. Ichikawa et al (2011) have similarly produced a system which converts Ladder Diagrams into VHDL. They examine sequential design (one cycle per rung), levelised design (non-dependent rungs executed in parallel) and flat designs (where rungs depend only on input variables, and all can be executed in parallel).…”

On PLCs Control Program Hardware Implementation Selected Problems of Mapping and Scheduling

“…An attempt to answer this question is made by different researchers like in (Chmiel and Hrynkiewicz, 2010). One of the ideas that can significantly increase performance is fully custom hardware implementation of controller structure (Du et al 2010, Economakos and Economakos 2012, Ichikawa et al 2011, Mocha and Kania 2012, Milik 2013 It was even shown that controllers with advanced fuzzy algorithms are efficiently implemented in hardware (Wyrwoł and Hrynkiewicz, 2013). They are opposite to microprocessor based implementation that are based on serial processing of instructions.…”