2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers 2009
DOI: 10.1109/isscc.2009.4977333
|View full text |Cite
|
Sign up to set email alerts
|

An integrated closed-loop polar transmitter with saturation prevention and low-IF receiver for quad-band GPRS/EDGE

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
5
0

Year Published

2009
2009
2013
2013

Publication Types

Select...
4
2
2

Relationship

0
8

Authors

Journals

citations
Cited by 21 publications
(5 citation statements)
references
References 4 publications
0
5
0
Order By: Relevance
“…Despite the complexity and implementation challenges related to polar architectures, several implementations have recently demonstrated the potential of polar PAs in CMOS [20]- [24]. Furthermore, the recent spur of start-up companies in this field is a clear sign of the potential of this approach.…”
Section: Polar Techniques To Achieve High Linearity and High Efficiencymentioning
confidence: 99%
“…Despite the complexity and implementation challenges related to polar architectures, several implementations have recently demonstrated the potential of polar PAs in CMOS [20]- [24]. Furthermore, the recent spur of start-up companies in this field is a clear sign of the potential of this approach.…”
Section: Polar Techniques To Achieve High Linearity and High Efficiencymentioning
confidence: 99%
“…In particular, many of the low IF-receiving circuits have been used as a mode for avoiding the influence of 1/f noise of the CMOS. Regarding transmitting systems, many modes have come to be used practically and other than direct conversion transmitting circuits, polar-loop transmitting circuits [19]- [22], in which AM modulation including negative feedback function to the earlier mentioned off-set PLL, the mode for directly modulating power amplifier [53], and the like have been made into practical use.…”
Section: Trend Of Integrated Rf Circuitsmentioning
confidence: 99%
“…3.1.2, to save die area, reduce pin count, matching components and ease PCB-level routing. Each receive path is optimized to achieve low noise figure, high linearity, good blocking and spurious response characteristics typically required for a competitive GSM/EDGE receiver [2][3][4][5]. Measured performance is summarized in Fig.…”
mentioning
confidence: 99%