2012
DOI: 10.1109/lmwc.2012.2187883
|View full text |Cite
|
Sign up to set email alerts
|

An Ultra-Low-Power Transformer-Feedback 60 GHz Low-Noise Amplifier in 90 nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
13
0

Year Published

2012
2012
2022
2022

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 46 publications
(14 citation statements)
references
References 11 publications
1
13
0
Order By: Relevance
“…As explained in [30], the virtual channel model for a sparse channel provides a discretized approximation of the channel response that reduces the task of estimating H to that of detecting some non zero coefficientes in the virtual channel matrix. Neglecting this grid quantization error, we have (13) Hv E e GM s xGB s contains the path gains of the …”
Section: A Sparse Multipath Channel Modelmentioning
confidence: 99%
“…As explained in [30], the virtual channel model for a sparse channel provides a discretized approximation of the channel response that reduces the task of estimating H to that of detecting some non zero coefficientes in the virtual channel matrix. Neglecting this grid quantization error, we have (13) Hv E e GM s xGB s contains the path gains of the …”
Section: A Sparse Multipath Channel Modelmentioning
confidence: 99%
“…In this manor, a high gain and low power LNA is designed and implemented with more degree of freedom compared with the conventional designs. In [53], the transformer between the gate and the source of the first stage results in simultaneous input impedance and noise matching. For further reduction of the path losses between the input and the output of the LNA, the drain-source transformers replace the matching networks, which are consisted of thin film transmission line or lump components.…”
Section: Rfout Triple Cascode With Noise Reduction Transformersmentioning
confidence: 99%
“…The total power consumption is 30 mW, since 26 mA from V G ¼ 700 mV and 10 mA from V DD ¼ 1.2 V are drawn. Table 1 shows the comparison between the measured performance of the presented design and the other recently published 60 GHz 90 nm CMOS LNAs ( [10][11][12][13][14][15]). It can be seen as our design is in line with the state of the art in LNA design.…”
Section: V M E a S U R E M E N T S V E R S U S S I M U L A T I O N Smentioning
confidence: 99%