An ultra-low voltage, ultra-low power fully recycling folded cascode amplifier

Akbari, Meysam; Hashemipour, Omid; Javid, Ardavan

doi:10.1109/iraniancee.2014.6999597

Cited by 19 publications

(4 citation statements)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The transistors M 17 and M 18 are included in the design to make it a single-ended structure, such that a current of

flows through it. All the devices in the structure operate in weak inversion regions [ 39 , 40 ]. Whenever a substantial signal is employed into V ref , the transistors M 1 and M 2 are turned off, and M 4 will function in the deep triode region of the weak inversion.…”

Section: Modified Recycling Folded Cascode Amplifier (Mrfc)mentioning

confidence: 99%

See 1 more Smart Citation

Optimized Design of a Self-Biased Amplifier for Seizure Detection Supplied by Piezoelectric Nanogenerator: Metaheuristic Algorithms versus ANN-Assisted Goal Attainment Method

et al. 2022

View full text Add to dashboard Cite

This work is dedicated to parameter optimization for a self-biased amplifier to be used in preamplifiers for the diagnosis of seizures in neuro-diseases such as epilepsy. For the sake of maximum compactness, which is obligatory for all implantable devices, power is to be supplied by a piezoelectric nanogenerator (PENG). Several meta-heuristic optimization algorithms and an ANN (artificial neural network)-assisted goal attainment method were applied to the circuit, aiming to provide us with the set of optimal design parameters which ensure the minimal overall area of the preamplifier. These parameters are the slew rate, load capacitor, gain–bandwidth product, maximal input voltage, minimal input voltage, input voltage, reference voltage, and dissipation power. The results are re-evaluated and compared in the Cadence 180 nm SCL environment. It has been observed that, among the metaheuristic algorithms, the whale optimization technique reached the best values at low computational cost, decreased complexity, and the highest convergence speed. However, all metaheuristic algorithms were outperformed by the ANN-assisted goal attainment method, which produced a roughly 50% smaller overall area of the preamplifier. All the techniques described here are applicable to the design and optimization of wearable or implantable circuits.

show abstract

“…The transistors M 17 and M 18 are included in the design to make it a single-ended structure, such that a current of

Section: Modified Recycling Folded Cascode Amplifier (Mrfc)mentioning

confidence: 99%

“…Citing the works reported in References [ 39 , 40 , 45 ], the slew rate is given as follows:

where k = 3, and

is the load capacitance.…”

Section: Modified Recycling Folded Cascode Amplifier (Mrfc)mentioning

confidence: 99%

Optimized Design of a Self-Biased Amplifier for Seizure Detection Supplied by Piezoelectric Nanogenerator: Metaheuristic Algorithms versus ANN-Assisted Goal Attainment Method

et al. 2022

View full text Add to dashboard Cite

show abstract

“…Monte-Carlo and Corner analyses demonstrate the effects of mismatch and global process variations on the main specifications of the proposed TSRFC. According to Gaussian distribution in Monte-Carlo simulation, standard deviation of MOS dimensions (W, L) in 0.18 µm CMOS technology is given in [28]. The small-signal transconductances for the conventional two-stage folded cascode amplifier and the proposed twostage recycling folded cascode amplifier are expressed in equations ( 1) and (2).…”

Section: Proposed Two-stage Chopper Modulated Rfc Amplifiermentioning

confidence: 99%

Designing a Low-Power LNA and Filter for Portable EEG Acquisition Applications

2021

View full text Add to dashboard Cite

A circuit with a low-power low-noise amplifier and a Gm-C ultra-low-power filter is proposed in this paper for portable electroencephalogram (EEG) acquisition applications. The proposed circuit contains a two-stage chopper-stabilized fully recycling folded cascode (TSRFC) amplifier and a second-order continuous-time Gm-C low pass filter (LPF) with ultra-low-power consumption. The noise and input offset are reduced using the chopper-stabilized technique. A two-stage amplifier that consists of composite transistors and a recycling structure is proposed for the amplifier. Compared to a typical folded cascode CMOS amplifier, the proposed design has higher DC gain and slew rate as well as lower input-referred noise. This circuit has an adjustable second-order Gm-C LPF with very low power consumption. The amplifier achieves a midband gain of 70 dB and a -3dB bandwidth in the range 0.1-212 Hz. Moreover, the amplifier is designed in 0.18-µm CMOS process and the chip area of the proposed circuit with pads is 450×450 μm 2 . The adjustable LPF has a 100 Hz cut-off frequency. The proposed circuit has an input-referred noise of 0.7 μVrms, (0.1~100Hz) and a power consumption of 380 nW at 1 V supply.INDEX TERMS Fully recycling folded cascode amplifier, chopper-stabilized technique, EEG, Gm-C filter, low-noise design.

show abstract

“…This advantage makes the amplifier with the PMOS input transistors a main choice for ultralow-power and low frequency applications (Ferreira, Pimenta, and Moreno 2007;Akbari, Hashemipour, and Javid 2014). The conventional ultra-low-power two-stage bulk-driven OTA with the folded cascade (FC) input stage is presented in (Ferreira, Pimenta, and Moreno 2007).…”

Section: Introductionmentioning

confidence: 99%

A two-stage rail-to-rail current mirror OTA for ultra-low-power applications

Akbari

Nazari

2015

International Journal of Electronics Letters

Self Cite

View full text Add to dashboard Cite

In this letter an ultra-low-power, ultra-low-voltage CMOS operational transconductance amplifier (OTA) with full rail-to-rail input/output swing is presented. The proposed two-stage OTA is based on the bulk-driven current mirror (CM) amplifier topology with Gm-C frequency compensation technique.In addition, a transconductance boosting technique is used to enhance performance of the CM input stage structure. Simulation results in 0.18 μm CMOS technology show the proposed OTA achieves a 85.8 dB DC gain and a gain-bandwidth of 21.9 kHz while driving a 15 pF load. The amplifier consumes 292 nW @ 0.5 V which makes it suitable for low-power applications.

show abstract

An ultra-low voltage, ultra-low power fully recycling folded cascode amplifier

Cited by 19 publications

References 6 publications

Optimized Design of a Self-Biased Amplifier for Seizure Detection Supplied by Piezoelectric Nanogenerator: Metaheuristic Algorithms versus ANN-Assisted Goal Attainment Method

Optimized Design of a Self-Biased Amplifier for Seizure Detection Supplied by Piezoelectric Nanogenerator: Metaheuristic Algorithms versus ANN-Assisted Goal Attainment Method

Designing a Low-Power LNA and Filter for Portable EEG Acquisition Applications

A two-stage rail-to-rail current mirror OTA for ultra-low-power applications

Contact Info

Product

Resources

About