2011
DOI: 10.1007/s10470-011-9705-7
|View full text |Cite
|
Sign up to set email alerts
|

Analog VLSI implementation of wavelet transform using switched-current circuits

Abstract: For applications requiring low-voltage lowpower and real-time processing, a novel scheme for the VLSI implementation of wavelet transform (WT) using switched-current (SI) circuits is presented. SI circuits are well suited for these applications since the dilation constant across different scales of the transform can be implemented, and controlled by both the aspect-ratio of the transistors and the clock frequency. The quality of such implementation depends on the accuracy of the corresponding wavelet approxima… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4

Citation Types

0
10
0

Year Published

2013
2013
2020
2020

Publication Types

Select...
5
1

Relationship

3
3

Authors

Journals

citations
Cited by 11 publications
(10 citation statements)
references
References 17 publications
0
10
0
Order By: Relevance
“…However, the generation of SI filter structure has not been investigated well so far, which has greatly impeded the widespread application of SI technique. Till now, only a few SI filter structures have been proposed, among which the LC ladder simulation structure [17,18] is considered as the optimum choice due to the lower magnitude sensitivity compared with cascade [19] and parallel [20] structures. Albeit successful in many aspects, the ladder simulation methods are normally based on a particular passive RLC prototype and can only realize limited transmission zeros [21], thus being not general enough for synthesizing the transfer function with non-conventional zeroes.…”
Section: Introductionmentioning
confidence: 99%
“…However, the generation of SI filter structure has not been investigated well so far, which has greatly impeded the widespread application of SI technique. Till now, only a few SI filter structures have been proposed, among which the LC ladder simulation structure [17,18] is considered as the optimum choice due to the lower magnitude sensitivity compared with cascade [19] and parallel [20] structures. Albeit successful in many aspects, the ladder simulation methods are normally based on a particular passive RLC prototype and can only realize limited transmission zeros [21], thus being not general enough for synthesizing the transfer function with non-conventional zeroes.…”
Section: Introductionmentioning
confidence: 99%
“…Among, the implementations using analogue sampled-data circuits have attracted much attention [2,[8][9][10][11]. A key feature of using these circuits for implementing WT is that dilation constant across different scales may be easily and precisely controlled by the clock frequencies.…”
Section: Introductionmentioning
confidence: 99%
“…However, the SC circuits are not fully compatible with current trends in digital CMOS process and their performance suffers as supply voltages are scaled down. To resolve these problems, the SI circuit [8][9][10][11] is applied to implement WT. The SI WT circuits consist of analog filters whose impulse response is the approximated wavelet and its dilations.…”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations