Analysis of a composite performance reliability measure for fault-tolerant systems

Donatiello, Lorenzo; Iyer, Balakrishna R.

doi:10.1145/7531.7536

Cited by 68 publications

(25 citation statements)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The first one is characterized as the "modulator" scheme since it adopts external (off-processor or off-chip) light sources and spatial/planar light modulators as the control of the optical paths. One example is the optical interconnect scheme using the SEED devices [6][7] [8]. The second family is called the "light source" scheme, which relies on micro-lasers [19] and photo-conductive media/wave guides for one-to-one or one-to-many connections.…”

Section: Current Implementations Of Free-space Optical Interconnectmentioning

confidence: 99%

“…signature analysis, a primitive character-for the I6-bit CBIT must be prime. 8 In To further improve testing time, we istic polynomial gives a quicker conver-general, cascading CBITs make extendpropose a novel approach based on gence of the smaller asymptotic-aliasing ed-length MISRs fit the increasing size of CBITs that allows concurrent MCM test-probability for a given test length. 8 the data buses without redesigning the ing.…”

Section: Pei 0 2 Pe2mentioning

confidence: 99%

“…In another early work, Huslende 141 proposed a different measure, the probability that the system performance remains above a certain level at all time during a mission. In the framework of performability introduced by Meyer 121, it was clear that both these measures (and many others) could be interpreted as different assignment of reward rates (8].…”

Section: Introductionmentioning

confidence: 99%

“…Due to this complexity, most researchers analyzed performability using the Markov reward model [5,7,8,9,10,11,14,19], where the problem reduces to the transient analysis of the underlying Markov chain. This was basically a generalization of Beaudry's idea captured in the new framework of performability.…”

Section: Introductionmentioning

confidence: 99%

“…The system we consider here has been studied earlier in [51 and [8], where the underlying stochastic process was assumed to be Markov, giving rise to the memoryless distribution of sojourn times at all degraded configurations. The method outlined in this paper is a more general in this regard.…”

Section: Introductionmentioning

confidence: 99%

See 4 more Smart Citations

Fault Tolerance in Opto-electronic Computing.

Lin¹

1994

View full text Add to dashboard Cite

We have been quite successful in getting our work known to the community in the past few months. Specifically, in the several conferences we participated, people have shown great interests. . • A. Fault Modeling and Testing of Complex SystemsThis project has gotten some recognition in both fault modeling and testing of optical interconnects in a opto-electronic system. In the first part, we want to develop a new rma methodology for performance analysis of opto-electronic systems at a higher level. Our = * approach is to first identify possible failures in such interconnect implementations, and then 0) ___ extract information from the physical configuration and relate to the system performance parameters. In this way, system-level performance degradation can be estimated to construct design constraint for physical systems. One analysis on link failures in free-space optical interconnects is published in the Proceedings of the SPIE 94, January conference (Exhibit I). ) *,.: In the second part on testing, we proposed an architecture which integrates the concept of concurrency and distributed test pattern generation for testing complex circuits on a planer layout. This approach p-fo'tps test pattern generation and response analysis concurrently, Computers, vol. 10, no.4,..Circuits are partitioned into segments which can be tested in parallel in testing time bounded by 2An clock cycles, where n is the maximum no. of inputs for the biggest cluster. The result of this study will appear in 1994 Custom Integrated Circuits Conference (Exhibit III). Further hardware reduction can be reduced by binding test circuitry to functional units through logic synthesis and optimization algorithms. We are currently evaluating the impact of test pattern generation issue for the proposed architecture, and the result has been accepted to the 1994 International Conference of ASIC. Simulations are also underway on various benchmark circuit to better observe its overall performance on realistic systems. B.. Performance Evaluation of Fault Tolerant Optical Multi-stage Interconnection NetworkThis project helps to sc., up an evaluation scheme for complex degradable system. We think the uncertainty of optical interconnects supporting fault tolerance can easily be modeled in this framework. An event-driven simulator has been developed to study the corresponding measures as the replicated or dilated banyans degrade under component failure. A faultinjector is used to inject faults under some given distribution and to degrade the network accordingly. In the multipath MINs, different components are given different MTTF for a 4-replicated banyan of size 64 x 64 implemented with 2 x 2 switches. In practice, this can reflect a 64 processor 64 module shared memory multiprocessor environment (one of a moderate size), with exactly four distinct paths between any PE-MM pair. A set of design parameters needs be identified at the system level (as opposed to the device level), that can be used to tune up the system behavior to reflect upon the possible e...

show abstract

Section: Current Implementations Of Free-space Optical Interconnectmentioning

confidence: 99%

Section: Pei 0 2 Pe2mentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%