Technology parameter variations combined with voltage noise can become a major cause of logic errors in digital circuits. This presentation brings in the idea of "safe operation region" to permit a robust analytical Monte Carlo evaluation of the reliability of logic circuits in a given technology, avoiding timeconsuming SPICE-level or device-level Monte Carlo simulations. The application of the approach is demonstrated for the case of a 22 nm bulk CMOS process.