2019
DOI: 10.1016/j.spmi.2019.106162
|View full text |Cite
|
Sign up to set email alerts
|

Analytical model of buried air partial SOI LDMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
8
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
4

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(8 citation statements)
references
References 9 publications
0
8
0
Order By: Relevance
“…When the buried layer is a insulating medium with other dielectric constant, it is (4b). Where the electric field distribution of the dielectric layer is approximately uniform, tsubi is the depth of depletion layer [30], εs and εli are respectively the dielectric coefficient of Silicon and buried layers.…”
Section: ( ) ( )mentioning
confidence: 99%
See 3 more Smart Citations
“…When the buried layer is a insulating medium with other dielectric constant, it is (4b). Where the electric field distribution of the dielectric layer is approximately uniform, tsubi is the depth of depletion layer [30], εs and εli are respectively the dielectric coefficient of Silicon and buried layers.…”
Section: ( ) ( )mentioning
confidence: 99%
“…On the basis of the equation 1, the first-order partial derivatives are simultaneously obtained for both sides of the formula (2), and combined with equation 3- (7), the surface potential distribution of the device can be expressed as (8). And where ti is the characteristic thickness of each region [20,21,28,30].…”
Section: ( ) ( )mentioning
confidence: 99%
See 2 more Smart Citations
“…Regarding the static breakdown voltage (StBV) of silicon-oninsulator (SOI) lateral double-diffused metal-oxidesemiconductor (LDMOS), when the device is in the off state, there is an inversion layer under the buried oxide (BOX), and the blocking voltage can only be sustained by the drift region and the BOX [1]- [2]. Due to the limitation of the device's vertical dimension, it is difficult for conventional SOI LDMOS to obtain a BV higher than 600 V. To allow SOI LDMOS to be used in high voltage integrated circuits, many new device structures have been proposed [3]- [15], some with breakdown voltages (BVs) exceeding 1000 V [13]- [15]. However, these high voltage structures are all based on the research results of StBV.…”
Section: Introductionmentioning
confidence: 99%