Ara2: Exploring Single- and Multi-Core Vector Processing With an Efficient RVV 1.0 Compliant Open-Source Processor

Perotti, Matteo; Cavalcante, Matheus; Andri, Renzo; Cavigelli, Lukas; Benini, Luca

doi:10.1109/tc.2024.3388896

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Other1

Article1

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

References 16 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Poster: Marian: An Open Source RISC-V Processor with Zvk Vector Cryptography Extensions

Szymkowiak,

Isufi,

Saarinen

2024

Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security

View full text Add to dashboard Cite

Poster: Marian: An Open Source RISC-V Processor with Zvk Vector Cryptography Extensions

Szymkowiak,

Isufi,

Saarinen

2024

Proceedings of the 2024 on ACM SIGSAC Conference on Computer and Communications Security

View full text Add to dashboard Cite

A Methodology for the Synthesis and Evaluation of Hardware Accelerators

Axinte

2023

Bulletin of the Polytechnic Institute of Iași. Electrical Engineering, Power Engineering, Electronics Section

View full text Add to dashboard Cite

The methodology presented in this paper is based on a system of software automation tools that enable rapid design, implementation and evaluation of hardware accelerators. This system leverages a set of available industry-grade frameworks that can generate hardware implementations of software-described algorithms and computations. The hardware accelerators undergo an evaluation process that highlights the capabilities of the frameworks used to generate them. The methodology and its components could act as a building block for a larger system that performs design space exploration (DSE). The input to the system are mathematical computations described in two different formats: in Operator Language, and, as a Simulink Model, respectively. The system then is capable of generating a set of programs describing the solution implementation in either a lower-level language (e.g. C/C++) or a hardware description language.

show abstract

Ara2: Exploring Single- and Multi-Core Vector Processing With an Efficient RVV 1.0 Compliant Open-Source Processor

Cited by 2 publications

References 16 publications

Poster: Marian: An Open Source RISC-V Processor with Zvk Vector Cryptography Extensions

Poster: Marian: An Open Source RISC-V Processor with Zvk Vector Cryptography Extensions

A Methodology for the Synthesis and Evaluation of Hardware Accelerators

Contact Info

Product

Resources

About