Architectural low-power design using transaction-based system modeling and simulation

Abstract

Energy efficiency drives the development of more and more complex low-power designs. Based on dynamic power management techniques, multiple voltage islands as well as a huge amount of power states are specified that have to be tested carefully. In this context, low-power design should start at an early stage using state-of-the-art system-level modeling and simulation techniques. However, there is neither a programming language nor any modeling standard that reflects variable power together with its functional side effects in a well-suited abstract manner. To overcome this limitation, we present a modeling approach on top of SystemC TLM to capture low-power design characteristics at electronic system-level. We demonstrate the usability by means of an existing open-source low-power design. The experimental results show that appropriate TLM instrumentation cause only minimal simulation overhead, but offer sufficient details to identify common low-power design errors.

On Exploiting Energy-Aware Scheduling Algorithms for MDE-Based Design Space Exploration of MP2SoC

“…As we move up to higher levels, SystemC-based power modeling approaches capturing power design characteristics in Transaction-Level Modeling (TLM) have emerged to provide fast estimations and simulations. Authors in [7] extend the CPF/UPF standards with TLM directives to define a system-level power model. Then, the TLM simulation front-end processes an automatic TLM instrumentation process and enables voltage-tuned simulation.…”

A High Performance Advanced Encryption Standard (AES) Encrypted On-Chip Bus Architecture for Internet-of-Things (IoT) System-on-Chips (SoC)

“…Circuit Logic: Transistor resizing can be used to speed up circuit and reduce power [125,166], and sleep transistors can be used effectively to reduce standby power [45,143].…”