2013 IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN) 2013
DOI: 10.1109/ice-ccn.2013.6528474
|View full text |Cite
|
Sign up to set email alerts
|

Area efficient high speed low power multiplier architecture for multirate filter design

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2024
2024

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 16 publications
0
1
0
Order By: Relevance
“…At the beginning of the up converting chain, a complex heterodyne was applied when the signal sampling rate is very low while selecting the required number of stages according to the required frequency of the signal center. Mariammal, K. et al, [2] designed the multi-rate filter for multi-rate signal processing applications.…”
Section: Related Workmentioning
confidence: 99%
“…At the beginning of the up converting chain, a complex heterodyne was applied when the signal sampling rate is very low while selecting the required number of stages according to the required frequency of the signal center. Mariammal, K. et al, [2] designed the multi-rate filter for multi-rate signal processing applications.…”
Section: Related Workmentioning
confidence: 99%