2020
DOI: 10.1109/tasc.2020.2978428
|View full text |Cite
|
Sign up to set email alerts
|

Asynchronous Dynamic Single-Flux Quantum Majority Gates

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
5
3

Relationship

1
7

Authors

Journals

citations
Cited by 37 publications
(4 citation statements)
references
References 35 publications
0
4
0
Order By: Relevance
“…A resistance on the order of a few ohms produces a linear leakage characteristic, the timing of which can be tuned by changing the size of the resistor. Utilizing the dynamic SFQ (DSFQ) leakage mechanism, additional JJs may be introduced into the loop to provide a faster reset of the circulating current [40,41].…”
Section: Leaky Integrate-and-fire Neuronsmentioning
confidence: 99%
“…A resistance on the order of a few ohms produces a linear leakage characteristic, the timing of which can be tuned by changing the size of the resistor. Utilizing the dynamic SFQ (DSFQ) leakage mechanism, additional JJs may be introduced into the loop to provide a faster reset of the circulating current [40,41].…”
Section: Leaky Integrate-and-fire Neuronsmentioning
confidence: 99%
“…Energy-efficient SFQ (eSFQ and ERFSQ) [237] and low-voltage RSFQ (LV-RSFQ) [238] employ specific bias networks and low supply voltages respectively to reduce the power consumption. Dynamic flux single quantum (DSFQ) logic [239] introduces self-resetting gates that ease the clocking requirements. Various realizations of ALUs have been reported, with deeppipelined, wave-pipelined and asynchronous operation.…”
Section: B Superconducting Electronics In Classical Pipelined Computingmentioning
confidence: 99%
“…S UPERCONDUCTING digital computing is a promising alternative to CMOS due to its ability to operate at several tens of GHz at a higher energy efficiency than CMOS [1], [2]. However, the full potential of superconducting digital computing is hindered by three major factors: First, the majority of superconducting digital rapid single flux quantum (RSFQ) 1 gates such as AND, OR, and XOR are synchronous, increasing the clock tree overhead and making scaling up challenging due to the need for precise timing [3], [4], [5]. Second, superconducting technology suffers from limited device density [6].…”
Section: Introductionmentioning
confidence: 99%
“…In fact, recent RSFQ chips were restricted to just a few tens of thousands of Josephson junctions (JJs), the fundamental switching device in superconducting computing. This limited density is exacerbated by the need of splitters which are interconnection cells that implement fanout, because of the severely limited inherent fanout of gates [3], [4], [5]. Third, superconducting memory is particularly area expensive [7].…”
Section: Introductionmentioning
confidence: 99%