2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA) 2021
DOI: 10.1109/isca52012.2021.00039
|View full text |Cite
|
Sign up to set email alerts
|

Aurochs: An Architecture for Dataflow Threads

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 13 publications
(2 citation statements)
references
References 42 publications
0
2
0
Order By: Relevance
“…Chronos [6] is a framework to build task-parallel accelerators for applications with speculative parallelism. Three recent works address flexible parallelism for reconfigurable accelerators: Aurochs [61] proposes a threading model for reconfigurable dataflow architectures. PolyGraph [18] similarly adds an integrated task/dataflow model for a reconfigurable accelerator.…”
Section: Discussionmentioning
confidence: 99%
See 1 more Smart Citation
“…Chronos [6] is a framework to build task-parallel accelerators for applications with speculative parallelism. Three recent works address flexible parallelism for reconfigurable accelerators: Aurochs [61] proposes a threading model for reconfigurable dataflow architectures. PolyGraph [18] similarly adds an integrated task/dataflow model for a reconfigurable accelerator.…”
Section: Discussionmentioning
confidence: 99%
“…ParallelXL [14] High Memory Centaur [42] High Explicit Plasticine* [45] Restricted Read-reuse Explicit PolyGraph [18] Restricted Near-data Memory Aurochs [61] High Memory Fifer [38] Restricted Near-data Memory Delta (ours) Medium Read-reuse Explicit * Uses traditional threads for parallelism; no hardware support for tasks.…”
Section: Reconfigurable Acceleratorsmentioning
confidence: 99%