2018
DOI: 10.1109/ted.2018.2823337
|View full text |Cite
|
Sign up to set email alerts
|

Band-Edge Work Function Obtained by Plasma Doping TiN Metal Gate for nMOS Device Application

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(3 citation statements)
references
References 14 publications
0
3
0
Order By: Relevance
“…27 To balance the charge neutrality, the electrons are transferred from high V o energy level to the lower E F of metal gate, resulting in the rising of E F and decreasing of EWF and V FB for the HK surface case. Without the effective oxygen scavenging source including Ti or metal-doped TiN stack, [28][29][30] the additional oxygen is preferred the movement toward SiO 2 and Si interface to form the stable Si-O-Si bond in Fig. 9b.…”
Section: Resultsmentioning
confidence: 99%
“…27 To balance the charge neutrality, the electrons are transferred from high V o energy level to the lower E F of metal gate, resulting in the rising of E F and decreasing of EWF and V FB for the HK surface case. Without the effective oxygen scavenging source including Ti or metal-doped TiN stack, [28][29][30] the additional oxygen is preferred the movement toward SiO 2 and Si interface to form the stable Si-O-Si bond in Fig. 9b.…”
Section: Resultsmentioning
confidence: 99%
“…Therefore, this technology is widely used to manufacture ultra-shallow junctions [15], silicon-oninsulator (SOI) structures [16], flat panel displays [17], image sensors [18], and power semiconductor devices [19]. It can also be applied to various semiconductor processes and device fabrication steps, such as trench doping [20,21] and metallization [22][23][24]. On the other hand, the plasma doping process is relatively complicated and very sensitive to the plasma environment.…”
Section: Introductionmentioning
confidence: 99%
“…5 Moreover, with the physical gate length shrinking less than 18 nm for 5 nm technology node and beyond, the serious issues of the sufficient space for complex gate stacks are eager to be addressed out. Therefore, novel techniques are proposed to enable a simplified process flow and effective modulation capability, including high-k metal gate doping, [6][7][8][9] and dipole formation. 10 The general strategy to realize multi-V T is focusing on gate laminated stacks, which is generally utilized as dual-work function metal stacks.…”
mentioning
confidence: 99%