1991
DOI: 10.1109/16.85166
|View full text |Cite
|
Sign up to set email alerts
|

Breakdown voltage in LDMOS transistors using internal field rings

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
11
0

Year Published

1994
1994
2003
2003

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 28 publications
(11 citation statements)
references
References 6 publications
0
11
0
Order By: Relevance
“…The parameters are as following: the substrate is P-type with doping level of 6x1014cm -3, the length of the drift region is 50#m, the dose of phosphor in Ndrift region is 1.75x1012 cm -2, and its depth is 6#m. Both of the two LDMOST's drift regions have been optimized [4]. The dose of the buried layer is 1.6x1012cm -2, the implant window width is 2/~m, the distance between tile buried layer and drain electrode is 22#m.…”
Section: Simulation Results and Analysismentioning
confidence: 99%
See 4 more Smart Citations
“…The parameters are as following: the substrate is P-type with doping level of 6x1014cm -3, the length of the drift region is 50#m, the dose of phosphor in Ndrift region is 1.75x1012 cm -2, and its depth is 6#m. Both of the two LDMOST's drift regions have been optimized [4]. The dose of the buried layer is 1.6x1012cm -2, the implant window width is 2/~m, the distance between tile buried layer and drain electrode is 22#m.…”
Section: Simulation Results and Analysismentioning
confidence: 99%
“…And its technology is compatible with other LDMOST process. The N-LDMOST can be any kinds of structures reported before, so for a given Ron, the maximal breakdown voltage can be fabricated if the buried layer technique combined with lateral optimization techniques mentioned above [2][3][4] are adopted. This is a good way to relieve the conflict between breakdown voltage and on-resistance.…”
Section: Discussionmentioning
confidence: 99%
See 3 more Smart Citations