Bridgeless SEPIC PFC converter for low total harmonic distortion and high power factor

Onal, Yasemin; Sözer, Yilmaz

doi:10.1109/apec.2016.7468244

Cited by 21 publications

(7 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…It is common for the circuit structure to face power quality issues when the two structures are integrated. For instance, high-current total harmonic distortion (THD) (THD i ), low PF, dead zones, and high-output voltage ripple [19][20][21]. The output voltage from the full-bridge rectifier (V 1 ) is not a constant DC voltage.…”

Section: Introductionmentioning

confidence: 99%

Modified single‐switch bridgeless PFC SEPIC structure by eliminating circulating current and power quality improvement

Noor

Ponniran

Rashid

et al. 2019

IET Power Electronics

View full text Add to dashboard Cite

In this study, a modified single-switch bridgeless power factor correction (PFC) single-ended primary-inductor converter (SEPIC) structure is proposed. The major practical drawbacks of the existing structure are the presence of circulating current and high maximum current stress at the input capacitor and line diodes. Therefore, to overcome these problems, the existing structure is restructured by repositioning the line diodes in series with input inductors. Besides, the principle of design parameters optimisation is used based on the balancing energy compensation between input capacitors and output inductor. This structure is designed to operate in discontinuous conduction mode in order to achieve almost a unity power factor. The operation principle and design consideration of the modified structure is introduced in details. The experimental results demonstrate that the total harmonic distortion current is reduced from 56.3 to 4.9% after the optimisation process is performed, and at the same time the dead zones are inherently eliminated. Furthermore, it is shown that the output voltage ripple frequency is always double from the input line frequency of 50 Hz and the output voltage ripple is constantly lower than the maximum input voltage ripple. Thus, the designed parameters of the experimental converter are verified with ∼160 W of the converter output power.

show abstract

Section: Introductionmentioning

confidence: 99%

Modified single‐switch bridgeless PFC SEPIC structure by eliminating circulating current and power quality improvement

Noor

Ponniran

Rashid

et al. 2019

IET Power Electronics

View full text Add to dashboard Cite

show abstract

“…For this purpose, AC-DC converters with power factor correction (CPFC) are the best alternative [7] [8]. Several authors have analyzed the operation of the CPFC topologies, from the most classic such as: boost [9] [10], buck-boost [11], flyback [12] [13] and half bridge boost [14] [15], up to the most recent: no diode bridge [2] [16] [17], interleaved [18] and flyback with dual-purpose inverter [19]. Within these, the AC-DC converters with power factor correction in half bridge boost topology (CPFC-HBB) has the simplest conversion circuit and with fewer switches [20], so the main advantage of the CPFC-HBB is that it presents high efficiency, since at any time there is only a voltage drop, which is produced by the working semiconductor [21].…”

Section: Introductionmentioning

confidence: 99%

Pulse width Prediction Control Technique Applied to a Half-Bridge Boost

2019

View full text Add to dashboard Cite

The pulse width prediction control technique has been widely used in AC-DC converters with power factor correction in boost topology, where satisfactory results have been reported without the need to use classic control laws. However, this technique has not been explored for other types of ACDC converters with power factor correction. In this work, the use of this technique is proposed in an AC-DC converter with power factor correction in a half-bridge boost topology. This topology presents high efficiency because it uses the least number of semiconductors compared to other topologies. In this technique the duty cycle is predicted by processing the average values of state and input variables of the converter in half bridge boost topology, using only four multiplications and five additions, which implies less complexity in its implementation. For its validation simulations were performed using MATLAB R Simulink, where it was possible to observe values of power factor and THD comparable with other control methods such as non-linear carrier control, and conventional analog control, both reported in the literature.

show abstract

“…In this case, the step-down PFC converter which has only one stage can be used. There are step-down PFC converters such as buck, buck-boost, Cuk and single-ended primary inductor converter (SEPIC) [10][11][12][13][14][15][16][17][18][19][20][21][22][23][24][25][26][27][28]. The buck PFC converter is simple as boost PFC converter with high efficiency, but it only can generate the lower voltage than the input voltage and does not create the input current around in zero-crossing point.…”

Section: Introductionmentioning

confidence: 99%

“…In [20][21][22], SEPIC and Cuk PFC converter topologies utilize the diode bridge at input side, which causes additional conduction losses. On the other hand, bridgeless SEPIC and Cuk PFC converter topologies are proposed in [23][24][25][26][27][28]. A Cuk PFC converter in [23,24] consists of 2 switches and 3 diodes.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Design and Analysis of a Repetitive Current Controller for a Single-Phase Bridgeless SEPIC PFC Converter

et al. 2018

View full text Add to dashboard Cite

This paper studies a repetitive controller design scheme for a bridgeless single-ended primary inductor converter (SEPIC) power factor correction (PFC) converter to mitigate input current distortions. A small signal modeling of the converter is performed by a fifth-order model. Since the fifth-order model is complex to be applied in designing a current controller, the model is approximated to a third-order model. Using the third-order model, the repetitive controller is designed to reduce the input current distortion. Then, the stability of the repetitive controller is verified with an error transfer function. The proposed controller performance is validated by simulation, and the experiment results show that the input current total harmonic distortion (THD) is improved by applying the proposed controller for an 800 W bridgeless SEPIC PFC converter prototype.

show abstract

Bridgeless SEPIC PFC converter for low total harmonic distortion and high power factor

Cited by 21 publications

References 11 publications

Modified single‐switch bridgeless PFC SEPIC structure by eliminating circulating current and power quality improvement

Modified single‐switch bridgeless PFC SEPIC structure by eliminating circulating current and power quality improvement

Pulse width Prediction Control Technique Applied to a Half-Bridge Boost

Design and Analysis of a Repetitive Current Controller for a Single-Phase Bridgeless SEPIC PFC Converter

Contact Info

Product

Resources

About