Buffer Reduction for Congestion Control during Timing Optimization

Song, Ye‐Qiong; Li, Peng; Liu, Zhili; Xi, Wei; Hao, Yue; Zheng, Dandan; Huang, Kai

doi:10.1109/icpeca53709.2022.9719205

Cited by 3 publications

(2 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Consequently, the register clustering method efficiently reduces the capacitance of leaf-level buffers and generates the leaf-level topographical structure of the clock tree [7]. By integrating the register clustering method into the traditional CTS process, the power consumption of the clock network and clock skew can be effectively reduced [8].…”

Section: Problem Definitionmentioning

confidence: 99%

A multi-objective optimization register clustering method

Liu,

Deng

2024

Third International Conference on High Performance Computing and Communication Engineering (HPCCE 2023)

View full text Add to dashboard Cite

Section: Problem Definitionmentioning

confidence: 99%

A multi-objective optimization register clustering method

Liu,

Deng

2024

Third International Conference on High Performance Computing and Communication Engineering (HPCCE 2023)

View full text Add to dashboard Cite

“…In the design of digital IC back-ends, the clock tree technique is usually used to solve this inconsistency problem [ 9 , 10 ]. However, in the process of designing and manufacturing large-pixel-array CMOS image sensors, stitching technology is used to improve the consistency of the column readout circuit and reduce the manufacturing cost, so the clock tree technique cannot synchronize bilateral row driver signals.…”

Section: Introductionmentioning

confidence: 99%

Synchronous Driving Method for Stitching Pixel Arrays Based on an Adaptive Correction Technique

Liu,

Guo,

Cheng

et al. 2024

Sensors

View full text Add to dashboard Cite

With the application of stitching technology in large-pixel-array CMOS image sensors, the problem of non-synchronized output signals from pixel array bilateral driver circuits has become progressively more serious and has led to the DC perforation of bilateral driver circuits, while conventional clock tree synchronization design methodology does not apply to stitching technology. Therefore, this paper analyses reasons for the inconsistency in the output signals of bilateral driving circuits and proposes a synchronous driving method applicable to stitching pixel arrays based on the idea of on-chip output signal delay detection and calibration. This method detects and corrects the non-synchrony of the row driver output signals on both sides according to changes in the operating environment of the chip. This method is characterized by a simple structure and high reliability. Finally, based on the 55 nm stitching process, simulations are carried out in a CMOS image sensor with a chip area of 77 mm × 84 mm to verify that this method is feasible. This large image sensor with a 150 M pixel array has a frame rate of over 10 FPS.

show abstract

Study on consistency driving method of stitching pixel array based on self-adaptive correction technique

GUO,

CHENG,

et al. 2024

西北工业大学学报

View full text Add to dashboard Cite

With the application of stitching technology in CMOS image sensors of large arrays, the traditional clock tree synchronization design method is not suitable for the two-side drive circuit of pixel arrays, resulting in the serious problems of DC penetration and bad row of the two-side drive of pixel arrays in the same row. In this paper, in terms of the idea of self-adaptive correction on chip, a consistency driving method which can be applied to stitching pixel arrays is proposed. The method can be adapted to the change of chip working environment, and has the characteristics of simple structure and high reliability. Based on 55 nm technology, the present method is applied and verified in a large array CMOS image sensor with 150M pixel size and 77 mm×84 mm chip area of 12 288×12 288. The experimental results show that, under a master clock of 500 MHz and a row clock of 125 kHz, the inconsistency of bilateral row drive is reduced from 17.5 ns to less than 2 ns (one clock period), and the consistency is improved by above than 9 times, ensuring that the frame frequency of the super-array image sensor with a scale of 100 million pixels can reach more than 10 frames.

show abstract

Buffer Reduction for Congestion Control during Timing Optimization

Cited by 3 publications

References 9 publications

A multi-objective optimization register clustering method

A multi-objective optimization register clustering method

Synchronous Driving Method for Stitching Pixel Arrays Based on an Adaptive Correction Technique

Study on consistency driving method of stitching pixel array based on self-adaptive correction technique

Contact Info

Product

Resources

About