Bus encoding to prevent crosstalk delay

Victor, Bret; Keutzer, Kurt

doi:10.1109/iccad.2001.968598

Cited by 166 publications

(192 citation statements)

References 7 publications

Supporting

Mentioning

191

Contrasting

Order By: Relevance

“…Our problem is closely related to that considered by Victor et al [14], and we follow much of their notation and terminology. In addition we use some basic background in classical error correction [10,11,13] and self-checking [15,8] techniques.…”

Section: Notation and Terminologymentioning

confidence: 99%

Error-correction and crosstalk avoidance in DSM busses

Patel¹,

Markov²

2003

Proceedings of the 2003 International Workshop on System-Level Interconnect Prediction - SLIP '03

View full text Add to dashboard Cite

Aggressive process scaling and increasing clock rates have made crosstalk noise an important issue in VLSI design. Switching on adjacent wires on long bus lines can increase delays and lead to logic faults, particularly when adjacent lines switch with opposite transitions. At the same time system-level interconnects have also become more susceptible to other less predictable forms of interference such as noise induced by power grid fluctuations, electromagnetic interference, and alpha particle radiation. Previous work has treated these systematic and non-systematic forms of noise separately.In this paper we propose to make system level interconnects more robust using encoding that simultaneously addresses error correction requirements and crosstalk noise avoidance. This is more efficient than satisfying these requirements separately. We give algorithms for obtaining optimal encodings, and present a practical class of codes called boundary shift codes. We evaluate the overhead of our method and make comparisons to using error correction with simple shielding.

show abstract

Section: Notation and Terminologymentioning

confidence: 99%

Error-correction and crosstalk avoidance in DSM busses

Patel¹,

Markov²

2003

Proceedings of the 2003 International Workshop on System-Level Interconnect Prediction - SLIP '03

View full text Add to dashboard Cite

show abstract

“…Bus encoding [8] is widely used technique to reduce dynamic switching power and crosstalk during data transmission on buses. Low power encoding technique and crosstalk aware encoding technique transform the data being transmitted the buses.…”

Section: Previous Workmentioning

confidence: 99%

Optimization of Delay and Energy in On-Chip Buses using Bus Encoding Technique

Singha¹,

Mahanti²

2014

IJCA

View full text Add to dashboard Cite

In very deep sub-micron (VDSM) fault-tolerant busses, crosstalk noise and logic faults caused due to shrinking wiresize and reduced inter-wire spacing are major factors affecting the performance of on-chip interconnects, such as high power consumption and increased delay. In this paper we propose a bus optimization technique which reduce the energy and power-delay using Hamming Single Error Correcting Code. In this coding scheme we implement Fibonacci representation of optimal (7,4) Hamming Code which is more efficient than Single Error correction (9,4) Hamming Code. Also the proposed scheme eliminates crosstalk classes among the interconnects wires, there by reducing delay and energy consumption. The proposed techniques achieves an efficiency of 11% in energy consumption and a reduction of delay with respect to the existing techniques.

show abstract

“…The basic principle of coding is to transmit codewords instead of the original words. It has been shown in [7] that a 32-bit data word can be transmitted with 53 wires using partial coding with simple 3-bit to 4-bit memoryless coders separated by shielding wires. The codecs add latency to the system.…”

Section: Related Work On Crosstalk Avoidancementioning

confidence: 99%

Area Efficient Temporal Coding Schemes for Reducing Crosstalk Effects

Philippe

Pillement

Sentieys

7th International Symposium on Quality Electronic Design (ISQED'06)

View full text Add to dashboard Cite

Abstract-In this paper, we present some new crosstalk avoidance coding schemes devoted to on-chip busses. These schemes consist in encoding sequences of bits on each line of a bus transferring a packet in order to eliminate worst-case crosstalk patterns. They permit to improve the delay on the link at the cost of doubling the number of transmitted bits. The advantage of the presented solutions is that they have no wiring overhead, so they are independent from the bus bit-width. The coding schemes allow an increase of 50% of the data rate for a 1-mm bus. Moreover, the proposed solutions induce a direction in deepsubmicron noise that can be used to implement a noise-tolerant system.

show abstract

Bus encoding to prevent crosstalk delay

Cited by 166 publications

References 7 publications

Error-correction and crosstalk avoidance in DSM busses

Error-correction and crosstalk avoidance in DSM busses

Optimization of Delay and Energy in On-Chip Buses using Bus Encoding Technique

Area Efficient Temporal Coding Schemes for Reducing Crosstalk Effects

Contact Info

Product

Resources

About