Proceedings of the ACM SIGPLAN 1999 Conference on Programming Language Design and Implementation 1999
DOI: 10.1145/301618.301633
|View full text |Cite
|
Sign up to set email alerts
|

Cache-conscious structure layout

Abstract: Hardware trends have produced an increasing disparity between processor speeds and memory access times. While a variety of techniques for tolerating or reducing memory latency have been proposed, these are rarely successful for pointer-manipulating programs.This paper explores a complementary approach that attacks the source (poor reference locality) of the problem rather than its manifestation (memory latency). It demonstrates that careful data organization and layout provides an essential mechanism to improv… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
101
0

Year Published

2001
2001
2005
2005

Publication Types

Select...
4
4
1

Relationship

0
9

Authors

Journals

citations
Cited by 219 publications
(101 citation statements)
references
References 56 publications
0
101
0
Order By: Relevance
“…implemented cache specific techniques such as compression and line coloring for LDS nodes in a memory allocator [3] and a generational garbage collector [4]. One of the earliest software-controlled LDS prefetching scheme was SPAID of Lipasti et.…”
Section: Related Workmentioning
confidence: 99%
“…implemented cache specific techniques such as compression and line coloring for LDS nodes in a memory allocator [3] and a generational garbage collector [4]. One of the earliest software-controlled LDS prefetching scheme was SPAID of Lipasti et.…”
Section: Related Workmentioning
confidence: 99%
“…Chilimbi et al discusses making pointerbased data structures cache-conscious in [8]. They focus on providing structure layouts to make tree structures cache-conscious.…”
Section: Related Workmentioning
confidence: 99%
“…A number of groups are attempting to improve performance by performing computations in memory [6] [25]. Other groups are attacking the problem in software; either in the compiler through reordering instructions and prefetching [18] [19][20] [36] or through complex data layouts to improve cache performance [8][10] [15].…”
Section: Introductionmentioning
confidence: 99%
“…Cache conscious data placement has been explored in [4,5,9]. The technique tries to pack LDS nodes that are accessed in a row into the same or consecutive cache blocks.…”
Section: Related Workmentioning
confidence: 99%