2021
DOI: 10.1016/j.mssp.2020.105384
|View full text |Cite
|
Sign up to set email alerts
|

Carrier removal and transport in photonic integrated circuit ready InGaAsP/InP substrate: Electrical and transients of charges evaluation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
3
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 27 publications
0
2
0
Order By: Relevance
“…Q-DLTS is the charge relaxation technique based on the measurement of transients produced during discharge time interval followed by required charging potential [48][49][50]. In our case, we have intentionally subjected the PVA electrolyte at ground zero potential and applied 1 V charging bias to the xyplane for a limited duration of * 10 ms. After this duration, the applied bias was removed and the device reduced its potential from 1 V to the ground zero in a time duration known as ''Discharge time.''…”
Section: Resultsmentioning
confidence: 99%
“…Q-DLTS is the charge relaxation technique based on the measurement of transients produced during discharge time interval followed by required charging potential [48][49][50]. In our case, we have intentionally subjected the PVA electrolyte at ground zero potential and applied 1 V charging bias to the xyplane for a limited duration of * 10 ms. After this duration, the applied bias was removed and the device reduced its potential from 1 V to the ground zero in a time duration known as ''Discharge time.''…”
Section: Resultsmentioning
confidence: 99%
“…And the test vector of easy to test faults may detect difficult to test faults, so there is no need to test difficult faults separately. Therefore, the goal of the first stage test is to test the easy faults in the circuit, simulate all faults by using the initial group and the group deduced by each generation of the algorithm, delete the detected faults from the fault table until no faults are detected for several consecutive generations, and enter the second stage to carry out single fault test for the difficult faults [17]. According to the two objectives of test generation, the fitness function of generating test vector is set as follows…”
Section: Digital Integrated Circuit Data Recognition Algorithmmentioning
confidence: 99%