2008 2nd Electronics Systemintegration Technology Conference 2008
DOI: 10.1109/estc.2008.4684543
|View full text |Cite
|
Sign up to set email alerts
|

Characterization of printed solder paste excess and bridge related defects

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0

Year Published

2010
2010
2019
2019

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(7 citation statements)
references
References 8 publications
0
7
0
Order By: Relevance
“…These models have been developed by the research group based on historical process and quality data, thorough experiments, expert knowledge and a study of the physics involved in PCA manufacturing processes (e.g. Wilson et al 2008).…”
Section: Modelling and Simulation To Enable Predictive Capabilitymentioning
confidence: 99%
“…These models have been developed by the research group based on historical process and quality data, thorough experiments, expert knowledge and a study of the physics involved in PCA manufacturing processes (e.g. Wilson et al 2008).…”
Section: Modelling and Simulation To Enable Predictive Capabilitymentioning
confidence: 99%
“…(b) Stencil/PCB alignment model. This model has been previously described in detail by the authors [50] (Fig. 11).…”
Section: Componentmentioning
confidence: 99%
“…Transfer ratios that are greater than 100 per cent, assuming coplanar contact between (a) squeegee and stencil and (b) stencil and PCB, could be explained by a loss of aperture/SMT pad gasket seals [50]. Lateral misalignment would be the most likely root cause in circumstances where excessive solder joints coincide with localized concentrations of excess deposit resulting in short circuits.…”
Section: Componentmentioning
confidence: 99%
“…In low volume electronics manufacturing and assembly, several type of failure models have been proposed in the literature [35]. These failure models are described at various product levels e.g.…”
Section: Failure Modellingmentioning
confidence: 99%
“…Previous publications from the authors describe details on the method used to integrate these physical models [35]. For each surface mount process (printing, placement and reflow), a failure or combination of failure models was obtained to model the cause and effects for solder bridges, chip flotation; tomb-stoning and mid-chip solder balls.…”
Section: Surface Mount Process Failure Modelsmentioning
confidence: 99%