2009 Proceedings of the European Solid State Device Research Conference 2009
DOI: 10.1109/essderc.2009.5331401
|View full text |Cite
|
Sign up to set email alerts
|

Comparison of double patterning technologies in NAND flash memory with sub-30nm node

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2011
2011
2021
2021

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 4 publications
0
2
0
Order By: Relevance
“…This implies that the trimmed pattern density is indeed smaller than that of the pattern prepared by the conventional lithography. The alternative solution for pattern density improvement is to integrate the Trimming lithography with the double patterning technique [8]. The 2 µm designed pattern is applied next to observe the effects of the trimming distance to the pattern quality.…”
Section: Effects Of Trimming Distance To the Pattern Qualitymentioning
confidence: 99%
“…This implies that the trimmed pattern density is indeed smaller than that of the pattern prepared by the conventional lithography. The alternative solution for pattern density improvement is to integrate the Trimming lithography with the double patterning technique [8]. The 2 µm designed pattern is applied next to observe the effects of the trimming distance to the pattern quality.…”
Section: Effects Of Trimming Distance To the Pattern Qualitymentioning
confidence: 99%
“…Some of these worth mentioning that are already incorporated into devices or that are being actively studied for potential deployment are advanced multi-layered gate stacks such as SONOS [58], TANOS [101], high-k dielectrics [193], nanocrystals [126], double patterning [59], MLC programming (3 bits per cell is already demonstrated) [141] and a 3-dimensional channel structure for future Tbit storage [77]. Some of these worth mentioning that are already incorporated into devices or that are being actively studied for potential deployment are advanced multi-layered gate stacks such as SONOS [58], TANOS [101], high-k dielectrics [193], nanocrystals [126], double patterning [59], MLC programming (3 bits per cell is already demonstrated) [141] and a 3-dimensional channel structure for future Tbit storage [77].…”
Section: Overview Of Flash Memory and Other Leading Contendersmentioning
confidence: 99%