2017
DOI: 10.1109/jphotov.2017.2729889
|View full text |Cite
|
Sign up to set email alerts
|

Comparison of Terminal and Implied Open-Circuit Voltage Measurements

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
8
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
5

Relationship

2
3

Authors

Journals

citations
Cited by 16 publications
(8 citation statements)
references
References 19 publications
0
8
0
Order By: Relevance
“…However, this is not the case when the resistively isolated regions feature less overall recombination. In the presented example, Region 1 and Region 2 are resistively separated from the recombination under the busbars which then results in a slightly higher voltage and PL signal at V oc …”
Section: Applicationsmentioning
confidence: 98%
“…However, this is not the case when the resistively isolated regions feature less overall recombination. In the presented example, Region 1 and Region 2 are resistively separated from the recombination under the busbars which then results in a slightly higher voltage and PL signal at V oc …”
Section: Applicationsmentioning
confidence: 98%
“…This shadowing effect is reported to be of particular significance in front-junction solar cells. [34][35][36][37] In the rear-junction solar cells studied in this work the significance of this effect needs additional confirmation. Finally, part of the difference between iV OC and V OC can be explained by imperfect selective function of doped layerscarrier selectivity of the contacts [38][39][40] -especially in the highvoltage case of thinned wafers.…”
Section: Open-circuit Voltagementioning
confidence: 99%
“…The drop from iFF to pFF is smaller in the case of the reference wafer thickness and increases as the wafer thickness is reduced. Similar to V OC , this increased drop from iFF to pFF for thinner wafers could be as a result of increased effect of contact shadowing, [34][35][36] carrier selectivity of contacts, [38][39][40] and possibly defects caused during the metallization process. [42,43] The final FF values for all wafer thicknesses drop from the pFF due to the effect of series resistance.…”
Section: Fill Factormentioning
confidence: 99%
See 2 more Smart Citations