8th International Conference on Power Electronics - ECCE Asia 2011
DOI: 10.1109/icpe.2011.5944789
|View full text |Cite
|
Sign up to set email alerts
|

Consideration to minimize power losses in synchronous rectification

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
4
0

Year Published

2013
2013
2022
2022

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 17 publications
(6 citation statements)
references
References 4 publications
0
4
0
Order By: Relevance
“…6 (a) and (b). The total volume of the main circuit of the proposed 5MHz DC-DC converter is 16.14cm 3 , where depth and width are 3.00cm and 6.81cm, and highest point is 0.79cm. The reason of the selected switches and magnetic transformer materials are described in [1].…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…6 (a) and (b). The total volume of the main circuit of the proposed 5MHz DC-DC converter is 16.14cm 3 , where depth and width are 3.00cm and 6.81cm, and highest point is 0.79cm. The reason of the selected switches and magnetic transformer materials are described in [1].…”
Section: Resultsmentioning
confidence: 99%
“…In this converter, GaN-FETs were utilized as semiconductor switches, which were suitable for high-frequency switching operation. Also, another researches have been proved utilizing GaN-FET for high frequency converter is very practical [2][3][4][5]. Current-mode resonant DC-DC converters are usually controlled by pulse frequency modulation (PFM).…”
Section: Introductionmentioning
confidence: 99%
“…The observed voltage overshoots in the current‐source transistors generated during the reverse recovery process of the body diodes result in remarkable voltages across the devices but cause no second order effects, such as an avalanche or a dynamic turn on. These overshoots could be reduced by PCB layout optimisation or application of small RC or RCD snubbers across the power semiconductor switches, minimisation of conduction time of the MOSFET body diode and further circuit and layout improvements [45]. Such voltage spikes caused by the reverse recovery process are typical and frequently observed in soft‐switching CF converters presented recently [32, 46, 47].…”
Section: Experimental Verification and Analysismentioning
confidence: 99%
“…As a result of an application-oriented strategy, High-Voltage (HV) SuperJunction MOSFETs (SJ-FETs) are optimized to reduce the Reverse Recovery (RR) when addressing specific circuit topologies (e.g. converters with synchronous rectification [1]- [2]), in order to mitigate its effect on switching losses [3]. The RR optimization normally implies reduction of RR charge (Qrr), RR peak current (Irrm) and RR time (trr), as well as softening waveform snappiness.…”
Section: Introductionmentioning
confidence: 99%