2012 IEEE 14th Electronics Packaging Technology Conference (EPTC) 2012
DOI: 10.1109/eptc.2012.6507186
|View full text |Cite
|
Sign up to set email alerts
|

Copper filling of TSVs for interposer applications

Abstract: For the electrochemical filling of through silicon vias (TSVs) the geometry of these vias as well as their quantity on the wafer have a severe influence on the electrochemical process parameters, in particular on the current process time profile. So the electrochemical deposition (ECD) current was investigated in dependence of the filling progress, the height-to-depth aspect ratio, and the quantity of high aspect ratio vias on the wafer. The same applies to the number of plating steps at constant current, thei… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2013
2013
2022
2022

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 0 publications
0
0
0
Order By: Relevance