Core number optimization based scheduler to order/map hardware/software applications

Rebaya, Asma; Amari, Imen; Gasmi, Kaouther; Hasnaoui, Salem

doi:10.23919/softcom.2017.8115522

Cited by 1 publication

(1 citation statement)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…As well as future work , we may also adopt the hierarchical approach proposed in [16] to perform hierarchical Simulink applications mapping into multi-core architecture. We also aim to extend S-Preesm work-flow to support the optimal scheduler proposed by Rebaya et al [24].…”

Section: Discussionmentioning

confidence: 99%

Translating Hierarchical Simulink Applications to Real-time multi-core Execution

Rebaya¹,

Desnos²,

Hasnaoui³

2020

ujeee

Self Cite

View full text Add to dashboard Cite

Matlab & Simulink i s i s widely used as a defacto s tandard t o design i ndustrial applications, video coding & decoding, and s ignal processing applica-tions. However, with t he s pectacular i ncrease i n t he num-ber of the cores available i n hardware platforms over t hese l ast years, passing f rom Simulink t o m ulti-core execution becomes m ore and m ore complex. I n t his context, s everal researches are done t o t ake benefit f rom t he high degree of parallelism and t o perform m ulti-core programming of Simulink applications.In this paper, we present an automated method for transforming hierarchical Simulink applications to embedded parallel software implementation. Our method consists of using IBSDF (Interfaced based Synchronous Dataflow) as an intermediate representation to extract parallelism. Moreover, our approach permits preserving synchronous semantics and hierarchical behavior of the Simulink model. The model-based approach makes it possible to verify the key properties of the system at compile-time, such as deadlock freeness and memory boundedness. The method has been implemented as an extension of the rapid prototyping tool named Preesm. Experiments show that our proposal gives, as a transformation result, a schedulable IBSDF graph equivalent in size to the Simulink model and allows better multi-core implementation performance than Matlab&Simulink sequential execution.

show abstract

Section: Discussionmentioning

confidence: 99%