“…For vertical interconnection between chips, Cu to Cu bonding with a thin solder capping layer has been adapted for 3D chip stacking. 3,4,[8][9][10][11][12][13] During bonding, various microstructures, consisting of Sn, Cu 6 Sn 5 , or Cu 3 Sn phases, can be formed in the solder joints depending on the bonding conditions due to the use of a thin Sn solder capping layer. 3,4,6,[9][10][11][12] The microstructure of the solder joints is believed to have a significant influence on the reliability.…”