2003
DOI: 10.1252/jcej.36.119
|View full text |Cite
|
Sign up to set email alerts
|

Cu Bump Interconnections in 20.MU.m-Pitch at Low Temperature Utilizing Electroless Tin-Plating on 3D Stacked LSI.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
7
0

Year Published

2005
2005
2017
2017

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 10 publications
(7 citation statements)
references
References 3 publications
0
7
0
Order By: Relevance
“…[2][3][4] The chip to chip bonding process using Cu bump with Sn-Ag alloy capping layer was developed by the Association of Super-Advanced Electronic Technologies. 4,5 This method was preconditioned with the Ar sputtering cleaning to reduce oxide layers and contaminations of bump surfaces. However, expensive Ar cleaning made the process cost high.…”
Section: Introductionmentioning
confidence: 99%
“…[2][3][4] The chip to chip bonding process using Cu bump with Sn-Ag alloy capping layer was developed by the Association of Super-Advanced Electronic Technologies. 4,5 This method was preconditioned with the Ar sputtering cleaning to reduce oxide layers and contaminations of bump surfaces. However, expensive Ar cleaning made the process cost high.…”
Section: Introductionmentioning
confidence: 99%
“…Voids can occur in the as-bonded condition due to oxidation and roughness of the bonding surface. 12,13,17 However, voids were not observed in this experiment since melted Sn easily filled the gaps. Also, aging did not induce void formation since the solder joints completely transformed to the Cu 3 Sn phase during liquid phase bonding.…”
Section: Chip To Chip Bonding Using Cu Bumps Capped With Thin Sn Layementioning
confidence: 67%
“…For vertical interconnection between chips, Cu to Cu bonding with a thin solder capping layer has been adapted for 3D chip stacking. 3,4,[8][9][10][11][12][13] During bonding, various microstructures, consisting of Sn, Cu 6 Sn 5 , or Cu 3 Sn phases, can be formed in the solder joints depending on the bonding conditions due to the use of a thin Sn solder capping layer. 3,4,6,[9][10][11][12] The microstructure of the solder joints is believed to have a significant influence on the reliability.…”
Section: Introductionmentioning
confidence: 99%
“…Usually, microbumps and solder-bumps are used for flip-chip bonding of chip-to-substrate interconnects. [2][3][4] When using solder-bumps for interconnects, the bump shape is affected by the reflow process, and decreasing the bump pitch is not easy. On the other hand, it is easy to attain a high-density pad pitch of microbumps, though obtaining bump arrays with a uniform bump height is essential.…”
Section: Introductionmentioning
confidence: 99%