2007 8th International Conference on Electronic Packaging Technology 2007
DOI: 10.1109/icept.2007.4441419
|View full text |Cite
|
Sign up to set email alerts
|

Cu low k device wire bonding process modeling

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 4 publications
0
1
0
Order By: Relevance
“…Several prior studies explored the failure mechanism of ILD crack in copper wire bonding. Through mechanical simulation and modeling, different wafer structures can impact ILD crack (Wang et al, 2007;Hunter et al, 2011). In the study of C40 wafer on BGA package, proper wire bonding parameters were required to avoid the ILD crack (Liu et al, 2018).…”
Section: Introductionmentioning
confidence: 99%
“…Several prior studies explored the failure mechanism of ILD crack in copper wire bonding. Through mechanical simulation and modeling, different wafer structures can impact ILD crack (Wang et al, 2007;Hunter et al, 2011). In the study of C40 wafer on BGA package, proper wire bonding parameters were required to avoid the ILD crack (Liu et al, 2018).…”
Section: Introductionmentioning
confidence: 99%