Proceedings of the 2020 ACM/IEEE Workshop on Machine Learning for CAD 2020
DOI: 10.1145/3380446.3430634
|View full text |Cite
|
Sign up to set email alerts
|

DAVE: Deriving Automatically Verilog from English

Abstract: While specifications for digital systems are provided in natural language, engineers undertake significant efforts to translate them into the programming languages understood by compilers for digital systems. Automating this process allows designers to work with the language in which they are most comfortable -the original natural language-and focus instead on other downstream design challenges. We explore the use of state-of-the-art machine learning (ML) to automatically derive Verilog snippets from English v… Show more

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 25 publications
(4 citation statements)
references
References 18 publications
0
4
0
Order By: Relevance
“…[27][28][29] To the best of our knowledge, only two previous works have used ML to generate HDL code. Pearce et al 30 started from the GPT-2 transformer model 31 that was pre-trained on natural language (NL) data and fine-tuned on a synthetic dataset of pairs of English descriptions with Verilog code snippets. Thakur et al 32 benchmarked recent transformer models pre-trained on general PL code for solving Verilog programming challenges.…”
Section: Related Workmentioning
confidence: 99%
“…[27][28][29] To the best of our knowledge, only two previous works have used ML to generate HDL code. Pearce et al 30 started from the GPT-2 transformer model 31 that was pre-trained on natural language (NL) data and fine-tuned on a synthetic dataset of pairs of English descriptions with Verilog code snippets. Thakur et al 32 benchmarked recent transformer models pre-trained on general PL code for solving Verilog programming challenges.…”
Section: Related Workmentioning
confidence: 99%
“…The automated generation of hardware circuits using an LLM began by Pearce et al [13]. They utilized a GPT-2 model and demonstrated that LLMs can generate syntactically correct Verilog code, although there was still room for improvement.…”
Section: A Llms On Hardware Description Language (Hdl)mentioning
confidence: 99%
“…The assignments include intermediate guided exercises, figures, examples, tables, online quizzes, problem sets, and basic hands-on tasks to learn Verilog inside the cloud platform provided by Colab. We also include a Colab proposed by [13] that uses machine learning to translate English to Verilog code, to highlight the possibilities for encouraging the students that go beyond by using several powerful Colab features. We also recommend the open-source CloudV framework [14], DigitalJS [15], and RiscVerilog [16] which provide browserbased interfaces for teaching Verilog and EDA software tools.…”
Section: Logic Design and Verilogmentioning
confidence: 99%