2021 IEEE International Symposium on Circuits and Systems (ISCAS) 2021
DOI: 10.1109/iscas51556.2021.9401196
|View full text |Cite
|
Sign up to set email alerts
|

DeepScaleTool: A Tool for the Accurate Estimation of Technology Scaling in the Deep-Submicron Era

Abstract: The estimation of classical CMOS "constant-field" or "Dennard" scaling methods that define scaling factors for various dimensional and electrical parameters have become less accurate in the deep-submicron regime, which drives the need for better estimation approaches especially in the educational and research domains. We present DeepScaleTool, a tool for the accurate estimation of deep-submicron technology scaling by modeling and curve fitting published data by a leading commercial fabrication company for sili… Show more

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
9
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
7
2

Relationship

1
8

Authors

Journals

citations
Cited by 36 publications
(9 citation statements)
references
References 8 publications
0
9
0
Order By: Relevance
“…The resource requirement of the proposed SDE solver, including power, area, and latency consumption, is estimated based on the following assumptions: a constant reading voltage of 0.3 V [ 65 ] is used, and the digital peripherals are scaled to 32 nm technology with factors introduced in ref. [66]. Each memristor device has a read latency of 6 ns [ 20 ] and a fixed area.…”
Section: Analysis and Comparisonmentioning
confidence: 99%
“…The resource requirement of the proposed SDE solver, including power, area, and latency consumption, is estimated based on the following assumptions: a constant reading voltage of 0.3 V [ 65 ] is used, and the digital peripherals are scaled to 32 nm technology with factors introduced in ref. [66]. Each memristor device has a read latency of 6 ns [ 20 ] and a fixed area.…”
Section: Analysis and Comparisonmentioning
confidence: 99%
“…Note that we use Synopsys Design Compiler [122] and synthesize the additional components of our design in the target technology to obtain their execution time, power, and area. We apply the prominent technology scaling rules [106] to the configuration numbers of the PUMA architecture to ensure all of our design components are based on the same technology node.…”
Section: Implementations and Modelsmentioning
confidence: 99%
“…All the peripheral components are scaled to 22nm technology by factors introduced in [114] and all buffers with their associated connections have energy, area and latency estimated by CACTI 7.0 [115]. For all calculations, the source resistance and line resistance of 20 Ω and 2 Ω are used respectively.…”
Section: F Power Area and Latency Requirementsmentioning
confidence: 99%