2015 Conference on Power, Control, Communication and Computational Technologies for Sustainable Growth (PCCCTSG) 2015
DOI: 10.1109/pccctsg.2015.7503931
|View full text |Cite
|
Sign up to set email alerts
|

Defect-aware methodology for low-power scan-based VLSI testing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
0
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
2
2
2

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(1 citation statement)
references
References 19 publications
0
0
0
Order By: Relevance
“…The technique has shown a reduction in average shift and average capture power. Techniques presented in [35], [36] also use different filling methods and choose the pattern with lesser switching activity.…”
Section: Evaluating and Choosing X-fillmentioning
confidence: 99%
“…The technique has shown a reduction in average shift and average capture power. Techniques presented in [35], [36] also use different filling methods and choose the pattern with lesser switching activity.…”
Section: Evaluating and Choosing X-fillmentioning
confidence: 99%