Extended Abstracts of the 2009 International Conference on Solid State Devices and Materials 2009
DOI: 10.7567/ssdm.2009.g-4-1
|View full text |Cite
|
Sign up to set email alerts
|

Depletion-type Cell-Transistor of 23 nm Cell Size on Partial SOI Substrate for NAND Flash Memory

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2012
2012
2012
2012

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(4 citation statements)
references
References 0 publications
0
4
0
Order By: Relevance
“…9) On the other hand, fully-depleted SOI layer and BOX in SOI NAND flash memory cell can control SCE characteristics without increasing the channel doping concentration. 7,8) In addition, if there is no BOX leakage, the channel leakage can be greatly reduced because the junction area is very small. However, too thin BOX may cause BOX leakage induced by FN tunneling during channel boosting because of the high electrical field generated in the BOX.…”
Section: Tradeoffs In Nand Flash Memory Programmingmentioning
confidence: 99%
See 2 more Smart Citations
“…9) On the other hand, fully-depleted SOI layer and BOX in SOI NAND flash memory cell can control SCE characteristics without increasing the channel doping concentration. 7,8) In addition, if there is no BOX leakage, the channel leakage can be greatly reduced because the junction area is very small. However, too thin BOX may cause BOX leakage induced by FN tunneling during channel boosting because of the high electrical field generated in the BOX.…”
Section: Tradeoffs In Nand Flash Memory Programmingmentioning
confidence: 99%
“…Also, operation margins may decrease in multi-level cell (MLC) technologies since large S-factor worsens on/off current ratio. 7,8) In order to suppress SCE without scaling EOT, channel doping must be increased. However, suppressing SCE by high channel doping concentration leads to junction leakage and lower channel boost ratio during program-inhibit in bulk NAND flash memories.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…The measured S-factors are much smaller than the conventional flash memory whose value is 200-400 mV/decade due to the double poly gate structure. 21) The steep S-factor enables a fast read as well as a lower voltage operation such as 0.5 V read. It is also effective to make read operation immune to the WL (gate) or virtual ground BL (source) noise.…”
Section: Measured Reliabilitymentioning
confidence: 99%