2021
DOI: 10.11591/ijeei.v9i1.2664
|View full text |Cite
|
Sign up to set email alerts
|

Design and Implementation of Multiplexed and Obfuscated Physical Unclonable Function

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
2

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…The output from the MUX undergoes XORing and character padding operations to produce the response. The MA-PUF (Mixed Arbiter-PUF) generates a response by integrating an additional two 4-1 MUX with four switch blocks between the switch block and the arbiter to reduce the resilience against modeling attacks [93]. The drawback of Spenke et al [64] proposal is that it cannot be utilized to authenticate a time-critical system, due to the fact that along with the selected APUF configuration file, the challenges to FPGA also are needed to be sent.…”
Section: ) Replicating Apuf Instancesmentioning
confidence: 99%
“…The output from the MUX undergoes XORing and character padding operations to produce the response. The MA-PUF (Mixed Arbiter-PUF) generates a response by integrating an additional two 4-1 MUX with four switch blocks between the switch block and the arbiter to reduce the resilience against modeling attacks [93]. The drawback of Spenke et al [64] proposal is that it cannot be utilized to authenticate a time-critical system, due to the fact that along with the selected APUF configuration file, the challenges to FPGA also are needed to be sent.…”
Section: ) Replicating Apuf Instancesmentioning
confidence: 99%
“…Several PUFs have been proposed in the past [2], [3]. Static random-access memory PUF (SRAM-PUF) is one of the previously proposed PUFs and it is categorized as memory-based PUF [4], [5].…”
Section: Introductionmentioning
confidence: 99%