Design and performance comparison of adiabatic 8-bit multipliers

Aradhya, H. V. Ravish; Madan, H R; Suraj, M S; Mahadikar, Megaraj T; Muniraj, R.; Moiz, Mohammed

doi:10.1109/discover.2016.7806237

Cited by 10 publications

(2 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The conventional Wallace Tree diagram is shown in the Figure 6 and the proposed Wallace tree diagram, with above simplified key components, is demonstrated in Figure 7. Compared with the conventional Wallace tree [50], three stages are reduced to two stages in our work, which means fewer transistors and less area is used. Further, the speed of the whole multiplier is enhanced.…”

Section: Proposed Wallace Treementioning

confidence: 99%

An 8-bit Radix-4 Non-Volatile Parallel Multiplier

Zhu

Huang

et al. 2021

Electronics

View full text Add to dashboard Cite

The data movement between the processing and storage units has been one of the most critical issues in modern computer systems. The emerging Resistive Random Access Memory (RRAM) technology has drawn tremendous attention due to its non-volatile ability and the potential in computation application. These properties make them a perfect choice for application in modern computing systems. In this paper, an 8-bit radix-4 non-volatile parallel multiplier is proposed, with improved computational capabilities. The corresponding booth encoding scheme, read-out circuit, simplified Wallace tree, and Manchester carry chain are presented, which help to short the delay of the proposed multiplier. While the presence of RRAM save computational time and overall power as multiplicand is stored beforehand. The area of the proposed non-volatile multiplier is reduced with improved computing speed. The proposed multiplier has an area of 785.2 μm2 with Generic Processing Design Kit 45 nm process. The simulation results show that the proposed multiplier structure has a low computing power at 161.19 μW and a short delay of 0.83 ns with 1.2 V supply voltage. Comparative analyses are performed to demonstrate the effectiveness of the proposed multiplier design. Compared with conventional booth multipliers, the proposed multiplier structure reduces the energy and delay by more than 70% and 19%, respectively.

show abstract

Section: Proposed Wallace Treementioning

confidence: 99%

An 8-bit Radix-4 Non-Volatile Parallel Multiplier

Zhu

Huang

et al. 2021

Electronics

View full text Add to dashboard Cite

show abstract

“…Wallace Dadda and Vedic Dadda multiplier have been implemented using ECRL (Efficient Charge Recovery Logic) adiabatic design and achieved 77% less power compared to conventional CMOS [2] . An array multiplier has been implemented using CEPAL (Complementary Energy Path Adiabatic Logic) in 32nm HSPICE tool and 47% reduction in power consumption was achieved [3] .…”

Section: State Of the Artmentioning

confidence: 99%

A survey on multipliers, adders and adiabatic logic styles suitable for power reduction

Babu¹,

Sivakumar²

2018

J. Phys.: Conf. Ser.

View full text Add to dashboard Cite

Low power circuits and designs are the need of the hour as they find applications in electronic components which have power efficient processing capabilities. High speed processors are power consuming and multipliers contribute to a maximum extent for this power consumption. Thus, to achieve low power designs, adiabatic logic is one of the noted technologies in this regard. Adiabatic logic can be implemented for different types of circuit designs and this paper concentrates on a survey of various multipliers and adders that can be modified into a low power multiplier using adiabatic logic.

show abstract

Study of Adiabatic Logic-Based Combinational and Sequential Circuits for Low-Power Applications

Sanadhya¹,

Sharma²

2023

Springer Tracts in Electrical and Electronics Engineering

View full text Add to dashboard Cite

Design and performance comparison of adiabatic 8-bit multipliers

Cited by 10 publications

References 9 publications

An 8-bit Radix-4 Non-Volatile Parallel Multiplier

An 8-bit Radix-4 Non-Volatile Parallel Multiplier

A survey on multipliers, adders and adiabatic logic styles suitable for power reduction

Study of Adiabatic Logic-Based Combinational and Sequential Circuits for Low-Power Applications

Contact Info

Product

Resources

About