Design automation of a lossless multiport network and its application to image filtering

Handkiewicz, Andrzej; Katarzyński, Piotr; Szczęsny, Szymon; Naumowicz, Mariusz; Melosik, Michał; Niatała, Paweł; Kropidłowski, Marek

doi:10.1016/j.eswa.2013.09.019

Cited by 11 publications

(6 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Our chaotic generator can be assembled as a classical electronic circuit (continuous chaotic system) hooked up to a FPGA yielding a discrete chaotic system. In such a case, to model the whole generator one can use hardware description languages suitable to analyze mixed systems (continuous and discrete) [24]- [27]. Finally, our approach of taking the 7th bit in consecutive numbers is an efficient way to be implemented in FPGA devices when the hardware resources are very limited.…”

Section: Analysis Of Test Resultsmentioning

confidence: 99%

A new generator of chaotic bit sequences with mixed-mode inputs

Melosik¹,

Marszałek²

2017

Preprint

View full text Add to dashboard Cite

This paper presents a new generator of chaotic bit sequences with mixed-mode (continuous and discrete) inputs. The generator has an improved level of chaotic properties in comparison with the existing single source (input) digital chaotic bit generators. The 0-1 test is used to show the improved chaotic behavior of our generator having a chaotic continuous input (Chua, Rössler or Lorenz system) intermingled with a discrete input (logistic, Tinkerbell or Henon map) with various parameters. The obtained sequences of chaotic bits show some features of random processes with increased entropy levels, even in the cases of small numbers of bit representations. The properties of the new generator and its binary sequences compare well with those obtained from a truly random binary reference quantum generator, as evidenced by the results of the ent tests.

show abstract

Section: Analysis Of Test Resultsmentioning

confidence: 99%

A new generator of chaotic bit sequences with mixed-mode inputs

Melosik¹,

Marszałek²

2017

Preprint

View full text Add to dashboard Cite

show abstract

“…4th order transfer functions of a prototype gC circuit are obtained in a symbolic form by means of gC-studio, [8,17], and then bilinearly transformed into discrete domain. IIR filter bank received as a result has the following transfer functions…”

Section: Filter Banks Based On Multiport Networkmentioning

confidence: 99%

“…The elements of the last row of each matrix are equal to elements of the first row with alternately changed signs. It is shown in the paper [8] that each transformation matrix can be also directly calculated. The first column elements of the matrix T k ¼ ½t i k j , i; j ¼ 0; .…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

NANO-studio, the design environment of filter banks implemented in standard CMOS technology

Handkiewicz¹,

Naumowicz

2021

Analog Integr Circ Sig Process

Self Cite

View full text Add to dashboard Cite

The paper presents a method of optimizing frequency characteristics of filter banks in terms of their implementation in digital CMOS technologies in nanoscale. Usability of such filters is demonstrated by frequency-interleaved (FI) analog-to-digital converters (ADC). An analysis filter present in these converters was designed in switched-current technique. However, due to huge technological pitch of standard digital CMOS process in nanoscale, its characteristics substantially deviate from the required ones. NANO-studio environment presented in the paper allows adjustment, with transistor channel sizes as optimization parameters. The same environment is used at designing a digital synthesis filter, whereas optimization parameters are input and output conductances, gyration transconductances and capacitances of a prototype circuit. Transition between analog s and digital z domains is done by means of bilinear transformation. Assuming a lossless gyrator-capacitor (gC) multiport network as a prototype circuit, both for analysis and synthesis filter banks in FI ADC, is an implementation of the strategy to design filters with low sensitivity to parameter changes. An additional advantage is designing the synthesis filter as stable infinite impulse response (IIR) instead of commonly used finite impulse response (FIR) filters. It provides several dozen-fold saving in the number of applied multipliers.. The analysis and synthesis filters in FI ADC are implemented as filter pairs. An additional example of three-filter bank demonstrates versatility of NANO-studio software.

show abstract

“…The development of reconfigurable analog circuits, especially field-programmable analog arrays (FPAA) is nowadays the most current challenge in the VLSI 1 branch of science which follows the trends of miniaturisation and automation [11,14,16,26,47]. Solutions for implementing large-scale programmable circuits prototypes with parameters comparable to these of dedicated analog circuits have been appearing in the last few years [1,3,22,24,30].…”

Section: Introductionmentioning

confidence: 99%

Current-Mode FPAA with CMRR Elimination and Low Sensitivity to Mismatch

SzczăźSny

2016

Circuits Syst Signal Process

View full text Add to dashboard Cite

This article introduces a current-mode field-programmable analog array (FPAA) architecture with its programming methods. The biggest benefit of the proposed approach is solving the problem of implementing reconfigurable analog circuits in modern nanometre technologies. It is achieved thanks to adopting a switched-current (SI) technique which allows to implement the array using transistors based only on the standard digital CMOS technology. The work describes an implementation of a reconfigurable current mirror basing on using a digital-to-analog converter. The article addresses a routing problem of current-mode modules working in a balanced mode. Author proposes methods for CMRR compensation in a huge array architecture. The array was programmed taking into consideration parasitic elements of the layout with the emphasis on topography mismatch. Examples of implementing a 10-bit digital-analog converter, an elliptic filter with SNR = 40.42 dB, 2D-DCT processor with PSNR = 53.05 dB and RGB-to-YCrCb converter with PSNR = 46.95 dB are presented. The elaborated array can be used as IPcore in a larger mixed-signal system or can act as a dedicated circuit.

show abstract

Design automation of a lossless multiport network and its application to image filtering

Cited by 11 publications

References 11 publications

A new generator of chaotic bit sequences with mixed-mode inputs

A new generator of chaotic bit sequences with mixed-mode inputs

NANO-studio, the design environment of filter banks implemented in standard CMOS technology

Current-Mode FPAA with CMRR Elimination and Low Sensitivity to Mismatch

Contact Info

Product

Resources

About