2019 10th International Conference on Networks of the Future (NoF) 2019
DOI: 10.1109/nof47743.2019.9014950
|View full text |Cite
|
Sign up to set email alerts
|

Design considerations for high-performance Time Sensitive Networking switches

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 2 publications
0
2
0
Order By: Relevance
“…Table 1 presents the functions and features of TSN that will enable the introduction of security mechanisms [4]. The fundamental base of TSN is the time-aware shaper [31]. It is designed to separate the communication on the Ethernet network into a fixed length, repeating time cycles.…”
Section: Time-sensitive Networking: the Interoperable Deterministic E...mentioning
confidence: 99%
“…Table 1 presents the functions and features of TSN that will enable the introduction of security mechanisms [4]. The fundamental base of TSN is the time-aware shaper [31]. It is designed to separate the communication on the Ethernet network into a fixed length, repeating time cycles.…”
Section: Time-sensitive Networking: the Interoperable Deterministic E...mentioning
confidence: 99%
“…The switch architecture needs to be faster enough for line-rate operations. In [18], a TSN switch architecture supporting TAS, frame preemption, and Credit-Based Shaper at high throughput is proposed. The architecture utilizes a Virtual Output Queuing (VOQ) framework to save hardware memory utilization.…”
Section: B Related Workmentioning
confidence: 99%