Design considerations for minimal-power wireless spread spectrum circuits and systems

Myers, B.A.; Willingham, J.B.; Landy, P.; Webster, M.; Frogge, P.; Fischer, Michael

doi:10.1109/5.888998

Cited by 9 publications

(4 citation statements)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Specifications for the FM-DCSK modulator ASIC are based on those of a commercial direct sequence baseband processor designed to IEEE Standard 802.11(1999 E) [20]. Two nominal operation conditions have been defined.…”

Section: Fm-dcsk Modulation Concept and Architecturementioning

confidence: 99%

A mixed-signal integrated circuit for FM-DCSK modulation

Delgado‐Restituto

Acosta

Rodríguez-Vázquez

2005

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

This paper presents a mixed-signal application-specific integrated circuit (ASIC) for a frequency-modulated differential chaos shift keying (FM-DCSK) communication system. The chip is conceived to serve as an experimental platform for the evaluation of the FM-DCSK modulation scheme, and includes several programming features toward this goal. The operation of the ASIC is herein illustrated for a data rate of 500 kb/s and a transmission bandwidth in the range of 17 MHz. Using signals acquired from the test platform, bit error rate (BER) estimations of the overall FM-DCSK communication link have been obtained assuming wireless transmission at the 2.4-GHz ISM band. Under all tested propagation conditions, including multipath effects, the system obtains a BER = 10 3 for lower than 28 dB.

show abstract

Section: Fm-dcsk Modulation Concept and Architecturementioning

confidence: 99%

A mixed-signal integrated circuit for FM-DCSK modulation

Delgado‐Restituto

Acosta

Rodríguez-Vázquez

2005

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

show abstract

“…Again, we have to deal with a multi-disciplinary problem since transceiver architecture and circuit design determine the instantaneous power consumption, while the average power consumption depends to a large extent also on a good power managementat the system and protocol levels [32], [33]. The RF power amplifier (PA) is the dominant power consumption block in almost any transceiver front-end.…”

Section: Low-power Designmentioning

confidence: 99%

System-defined design and performance of RFICs for W-CDMA mobile radio terminals

Maurer¹,

Lanschutzer²,

Springer³

et al. 2001

Elektrotech. Inftech.

View full text Add to dashboard Cite

Third generation wideband CDMA (W-CDMA) systems like UMTS will add broadband data to support video, Intemet access, and other high speed services for untethered devices. They are currently deployed in Japan and will be introduced in Europe in 2002. Despite sufficient RF performance has been assumed in the standardization bodies, especially in mobile devices the RF part is still a limiting factor for the overall system characteristics. Only an integral design approach including both RF and baseband functionalities makes it possible to achieve analog front-ends with sufficient performance. This paper reviews transceiver architectures with respect to W-CDMA and presents some of the recent silicon-based radio frequency integrated circuits for mobile terminals.

show abstract

“…In order to implement feasible battery-operated wireless handheld systems, a careful balance must be achieved between RF and baseband power consumption [25,26,27,28]. Current research can be broadly divided in terms of schemes at the circuit level or at the signal processing algorithm level.…”

Section: Summary and Future Directionsmentioning

confidence: 99%

Untitled

Cavallaro

2002

Wireless Personal Communications

View full text Add to dashboard Cite

Abstract. Next-generation wireless computing platforms will contain flexible communications capabilites. At Rice University, the Rice Everywhere NEtwork (RENÉ) project is investigating a multi-standard, multi-tier integration of W-CDMA cellular systems, high speed wireless LANs, and home wireless networks. There are many challenges in mapping these advanced communication algorithms to real-time hardware computing platforms. In this paper, we present current work on the development of a reconfigurable baseband physical layer containing DSP processors and FPGA accelerators. Our goal is the design of a multi-tier network interface card (mNIC) which is capable of exploiting efficient, low-power reconfiguration.

show abstract

Design considerations for minimal-power wireless spread spectrum circuits and systems

Cited by 9 publications

References 15 publications

A mixed-signal integrated circuit for FM-DCSK modulation

A mixed-signal integrated circuit for FM-DCSK modulation

System-defined design and performance of RFICs for W-CDMA mobile radio terminals

Untitled

Contact Info

Product

Resources

About