2019 IEEE Custom Integrated Circuits Conference (CICC) 2019
DOI: 10.1109/cicc.2019.8780332
|View full text |Cite
|
Sign up to set email alerts
|

Design-For-Safety For Automotive IC Design: Challenges And Opportunities

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
0
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 14 publications
(3 citation statements)
references
References 6 publications
0
0
0
Order By: Relevance
“…Soft and hard defects are the two types of defects that can happen in analog circuits. Figure 7 proposes the locations of possible analog defects of a transistor-level description of an inverter circuit [1]. For transistor-level models, there is a broad agreement in the industry on the common hard defects in analog device-level models 1 : transistor, resistors, capacitors, and interconnections.…”
Section: A Analog Defect Modelsmentioning
confidence: 99%
See 1 more Smart Citation
“…Soft and hard defects are the two types of defects that can happen in analog circuits. Figure 7 proposes the locations of possible analog defects of a transistor-level description of an inverter circuit [1]. For transistor-level models, there is a broad agreement in the industry on the common hard defects in analog device-level models 1 : transistor, resistors, capacitors, and interconnections.…”
Section: A Analog Defect Modelsmentioning
confidence: 99%
“…N OWADAYS, with the increase in the complexity of analog and mixed-signal circuits, guaranteeing the functional safety of both digital and analog circuits is fundamental to reducing every risk of failure in Cyber-Physical System (CPS) and Industrial Cyber-Physical System (ICPS) [1]. Building efficient analog defect injection and simulation techniques became strategic for manufacturers [2].…”
Section: Introductionmentioning
confidence: 99%
“…Description: SMs can be improperly implemented by inhouse designers as a result of systematic faults. Usually, SMs are implemented manually (hard coded in RTL) or semiautomatically (script-based), which requires lengthy and tedious verification and is prone to errors, especially for complex IC designs [172]. For example, a required but tedious safety verification step when implementing SMs is to ensure Freedom from Interference (FFI) of redundant blocks.…”
Section: Improper Implementation or Missing Safety Mechanismsmentioning
confidence: 99%