2011 4th International Conference on Mechatronics (ICOM) 2011
DOI: 10.1109/icom.2011.5937142
|View full text |Cite
|
Sign up to set email alerts
|

Design of a 2-bit multi valued analog-to-digital converter

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2015
2015
2015
2015

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(3 citation statements)
references
References 7 publications
0
3
0
Order By: Relevance
“…These values are determined by different voltage or current levels on each line. 1 00 12 001 2 01 13 010 3 10 21 011 4 11 22 100 --23 101 --31 110 --32 111 --33 ---There are several designs for MVL to binary converter [10] [11]. Various forms of flash techniques are usually chosen for low-resolution converters, but the major disadvantages of the flash architecture is that the number of comparators grows exponentially with its resolution [12].…”
Section: A Mvl To Binary Convertermentioning
confidence: 99%
See 1 more Smart Citation
“…These values are determined by different voltage or current levels on each line. 1 00 12 001 2 01 13 010 3 10 21 011 4 11 22 100 --23 101 --31 110 --32 111 --33 ---There are several designs for MVL to binary converter [10] [11]. Various forms of flash techniques are usually chosen for low-resolution converters, but the major disadvantages of the flash architecture is that the number of comparators grows exponentially with its resolution [12].…”
Section: A Mvl To Binary Convertermentioning
confidence: 99%
“…The test of core i can start while core j is currently being tested only if these cores do not share TAM wires. This constraint is captured in equation (11). The constraints in (8) and (10) …”
Section: Ln 2 Ln 13mentioning
confidence: 99%
“…In Ref. [10], current mode comparators are used. It is 2digit flash ADC giving multivalued (quaternary) output.…”
Section: E Memorymentioning
confidence: 99%